1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427
#[doc = "Reader of register CH0_CTRL"] pub type R = crate::R<u32, super::CH0_CTRL>; #[doc = "Writer for register CH0_CTRL"] pub type W = crate::W<u32, super::CH0_CTRL>; #[doc = "Register CH0_CTRL `reset()`'s with value 0"] impl crate::ResetValue for super::CH0_CTRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SIGSEL`"] pub type SIGSEL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SIGSEL`"] pub struct SIGSEL_W<'a> { w: &'a mut W, } impl<'a> SIGSEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } #[doc = "Source Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SOURCESEL_A { #[doc = "0: No source selected"] NONE, #[doc = "1: Voltage Comparator"] VCMP, #[doc = "2: Analog Comparator 0"] ACMP0, #[doc = "8: Analog to Digital Converter 0"] ADC0, #[doc = "16: Universal Synchronous/Asynchronous Receiver/Transmitter 0"] USART0, #[doc = "17: Universal Synchronous/Asynchronous Receiver/Transmitter 1"] USART1, #[doc = "28: Timer 0"] TIMER0, #[doc = "29: Timer 1"] TIMER1, #[doc = "30: Timer 2"] TIMER2, #[doc = "36: Universal Serial Bus Interface"] USB, #[doc = "40: Real-Time Counter"] RTC, #[doc = "48: General purpose Input/Output"] GPIOL, #[doc = "49: General purpose Input/Output"] GPIOH, #[doc = "54: Pulse Counter 0"] PCNT0, } impl From<SOURCESEL_A> for u8 { #[inline(always)] fn from(variant: SOURCESEL_A) -> Self { match variant { SOURCESEL_A::NONE => 0, SOURCESEL_A::VCMP => 1, SOURCESEL_A::ACMP0 => 2, SOURCESEL_A::ADC0 => 8, SOURCESEL_A::USART0 => 16, SOURCESEL_A::USART1 => 17, SOURCESEL_A::TIMER0 => 28, SOURCESEL_A::TIMER1 => 29, SOURCESEL_A::TIMER2 => 30, SOURCESEL_A::USB => 36, SOURCESEL_A::RTC => 40, SOURCESEL_A::GPIOL => 48, SOURCESEL_A::GPIOH => 49, SOURCESEL_A::PCNT0 => 54, } } } #[doc = "Reader of field `SOURCESEL`"] pub type SOURCESEL_R = crate::R<u8, SOURCESEL_A>; impl SOURCESEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, SOURCESEL_A> { use crate::Variant::*; match self.bits { 0 => Val(SOURCESEL_A::NONE), 1 => Val(SOURCESEL_A::VCMP), 2 => Val(SOURCESEL_A::ACMP0), 8 => Val(SOURCESEL_A::ADC0), 16 => Val(SOURCESEL_A::USART0), 17 => Val(SOURCESEL_A::USART1), 28 => Val(SOURCESEL_A::TIMER0), 29 => Val(SOURCESEL_A::TIMER1), 30 => Val(SOURCESEL_A::TIMER2), 36 => Val(SOURCESEL_A::USB), 40 => Val(SOURCESEL_A::RTC), 48 => Val(SOURCESEL_A::GPIOL), 49 => Val(SOURCESEL_A::GPIOH), 54 => Val(SOURCESEL_A::PCNT0), i => Res(i), } } #[doc = "Checks if the value of the field is `NONE`"] #[inline(always)] pub fn is_none(&self) -> bool { *self == SOURCESEL_A::NONE } #[doc = "Checks if the value of the field is `VCMP`"] #[inline(always)] pub fn is_vcmp(&self) -> bool { *self == SOURCESEL_A::VCMP } #[doc = "Checks if the value of the field is `ACMP0`"] #[inline(always)] pub fn is_acmp0(&self) -> bool { *self == SOURCESEL_A::ACMP0 } #[doc = "Checks if the value of the field is `ADC0`"] #[inline(always)] pub fn is_adc0(&self) -> bool { *self == SOURCESEL_A::ADC0 } #[doc = "Checks if the value of the field is `USART0`"] #[inline(always)] pub fn is_usart0(&self) -> bool { *self == SOURCESEL_A::USART0 } #[doc = "Checks if the value of the field is `USART1`"] #[inline(always)] pub fn is_usart1(&self) -> bool { *self == SOURCESEL_A::USART1 } #[doc = "Checks if the value of the field is `TIMER0`"] #[inline(always)] pub fn is_timer0(&self) -> bool { *self == SOURCESEL_A::TIMER0 } #[doc = "Checks if the value of the field is `TIMER1`"] #[inline(always)] pub fn is_timer1(&self) -> bool { *self == SOURCESEL_A::TIMER1 } #[doc = "Checks if the value of the field is `TIMER2`"] #[inline(always)] pub fn is_timer2(&self) -> bool { *self == SOURCESEL_A::TIMER2 } #[doc = "Checks if the value of the field is `USB`"] #[inline(always)] pub fn is_usb(&self) -> bool { *self == SOURCESEL_A::USB } #[doc = "Checks if the value of the field is `RTC`"] #[inline(always)] pub fn is_rtc(&self) -> bool { *self == SOURCESEL_A::RTC } #[doc = "Checks if the value of the field is `GPIOL`"] #[inline(always)] pub fn is_gpiol(&self) -> bool { *self == SOURCESEL_A::GPIOL } #[doc = "Checks if the value of the field is `GPIOH`"] #[inline(always)] pub fn is_gpioh(&self) -> bool { *self == SOURCESEL_A::GPIOH } #[doc = "Checks if the value of the field is `PCNT0`"] #[inline(always)] pub fn is_pcnt0(&self) -> bool { *self == SOURCESEL_A::PCNT0 } } #[doc = "Write proxy for field `SOURCESEL`"] pub struct SOURCESEL_W<'a> { w: &'a mut W, } impl<'a> SOURCESEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SOURCESEL_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "No source selected"] #[inline(always)] pub fn none(self) -> &'a mut W { self.variant(SOURCESEL_A::NONE) } #[doc = "Voltage Comparator"] #[inline(always)] pub fn vcmp(self) -> &'a mut W { self.variant(SOURCESEL_A::VCMP) } #[doc = "Analog Comparator 0"] #[inline(always)] pub fn acmp0(self) -> &'a mut W { self.variant(SOURCESEL_A::ACMP0) } #[doc = "Analog to Digital Converter 0"] #[inline(always)] pub fn adc0(self) -> &'a mut W { self.variant(SOURCESEL_A::ADC0) } #[doc = "Universal Synchronous/Asynchronous Receiver/Transmitter 0"] #[inline(always)] pub fn usart0(self) -> &'a mut W { self.variant(SOURCESEL_A::USART0) } #[doc = "Universal Synchronous/Asynchronous Receiver/Transmitter 1"] #[inline(always)] pub fn usart1(self) -> &'a mut W { self.variant(SOURCESEL_A::USART1) } #[doc = "Timer 0"] #[inline(always)] pub fn timer0(self) -> &'a mut W { self.variant(SOURCESEL_A::TIMER0) } #[doc = "Timer 1"] #[inline(always)] pub fn timer1(self) -> &'a mut W { self.variant(SOURCESEL_A::TIMER1) } #[doc = "Timer 2"] #[inline(always)] pub fn timer2(self) -> &'a mut W { self.variant(SOURCESEL_A::TIMER2) } #[doc = "Universal Serial Bus Interface"] #[inline(always)] pub fn usb(self) -> &'a mut W { self.variant(SOURCESEL_A::USB) } #[doc = "Real-Time Counter"] #[inline(always)] pub fn rtc(self) -> &'a mut W { self.variant(SOURCESEL_A::RTC) } #[doc = "General purpose Input/Output"] #[inline(always)] pub fn gpiol(self) -> &'a mut W { self.variant(SOURCESEL_A::GPIOL) } #[doc = "General purpose Input/Output"] #[inline(always)] pub fn gpioh(self) -> &'a mut W { self.variant(SOURCESEL_A::GPIOH) } #[doc = "Pulse Counter 0"] #[inline(always)] pub fn pcnt0(self) -> &'a mut W { self.variant(SOURCESEL_A::PCNT0) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3f << 16)) | (((value as u32) & 0x3f) << 16); self.w } } #[doc = "Edge Detect Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum EDSEL_A { #[doc = "0: Signal is left as it is"] OFF, #[doc = "1: A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal"] POSEDGE, #[doc = "2: A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal"] NEGEDGE, #[doc = "3: A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal"] BOTHEDGES, } impl From<EDSEL_A> for u8 { #[inline(always)] fn from(variant: EDSEL_A) -> Self { match variant { EDSEL_A::OFF => 0, EDSEL_A::POSEDGE => 1, EDSEL_A::NEGEDGE => 2, EDSEL_A::BOTHEDGES => 3, } } } #[doc = "Reader of field `EDSEL`"] pub type EDSEL_R = crate::R<u8, EDSEL_A>; impl EDSEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> EDSEL_A { match self.bits { 0 => EDSEL_A::OFF, 1 => EDSEL_A::POSEDGE, 2 => EDSEL_A::NEGEDGE, 3 => EDSEL_A::BOTHEDGES, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `OFF`"] #[inline(always)] pub fn is_off(&self) -> bool { *self == EDSEL_A::OFF } #[doc = "Checks if the value of the field is `POSEDGE`"] #[inline(always)] pub fn is_posedge(&self) -> bool { *self == EDSEL_A::POSEDGE } #[doc = "Checks if the value of the field is `NEGEDGE`"] #[inline(always)] pub fn is_negedge(&self) -> bool { *self == EDSEL_A::NEGEDGE } #[doc = "Checks if the value of the field is `BOTHEDGES`"] #[inline(always)] pub fn is_bothedges(&self) -> bool { *self == EDSEL_A::BOTHEDGES } } #[doc = "Write proxy for field `EDSEL`"] pub struct EDSEL_W<'a> { w: &'a mut W, } impl<'a> EDSEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: EDSEL_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Signal is left as it is"] #[inline(always)] pub fn off(self) -> &'a mut W { self.variant(EDSEL_A::OFF) } #[doc = "A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal"] #[inline(always)] pub fn posedge(self) -> &'a mut W { self.variant(EDSEL_A::POSEDGE) } #[doc = "A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal"] #[inline(always)] pub fn negedge(self) -> &'a mut W { self.variant(EDSEL_A::NEGEDGE) } #[doc = "A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal"] #[inline(always)] pub fn bothedges(self) -> &'a mut W { self.variant(EDSEL_A::BOTHEDGES) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } #[doc = "Reader of field `ASYNC`"] pub type ASYNC_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ASYNC`"] pub struct ASYNC_W<'a> { w: &'a mut W, } impl<'a> ASYNC_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } impl R { #[doc = "Bits 0:2 - Signal Select"] #[inline(always)] pub fn sigsel(&self) -> SIGSEL_R { SIGSEL_R::new((self.bits & 0x07) as u8) } #[doc = "Bits 16:21 - Source Select"] #[inline(always)] pub fn sourcesel(&self) -> SOURCESEL_R { SOURCESEL_R::new(((self.bits >> 16) & 0x3f) as u8) } #[doc = "Bits 24:25 - Edge Detect Select"] #[inline(always)] pub fn edsel(&self) -> EDSEL_R { EDSEL_R::new(((self.bits >> 24) & 0x03) as u8) } #[doc = "Bit 28 - Asynchronous reflex"] #[inline(always)] pub fn r#async(&self) -> ASYNC_R { ASYNC_R::new(((self.bits >> 28) & 0x01) != 0) } } impl W { #[doc = "Bits 0:2 - Signal Select"] #[inline(always)] pub fn sigsel(&mut self) -> SIGSEL_W { SIGSEL_W { w: self } } #[doc = "Bits 16:21 - Source Select"] #[inline(always)] pub fn sourcesel(&mut self) -> SOURCESEL_W { SOURCESEL_W { w: self } } #[doc = "Bits 24:25 - Edge Detect Select"] #[inline(always)] pub fn edsel(&mut self) -> EDSEL_W { EDSEL_W { w: self } } #[doc = "Bit 28 - Asynchronous reflex"] #[inline(always)] pub fn r#async(&mut self) -> ASYNC_W { ASYNC_W { w: self } } }