Struct efm32gg11b820::usart3::status::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
fn bits(&self) -> u32
[src]
Value of the register as raw bits
fn rxens(&self) -> RXENSR
[src]
Bit 0 - Receiver Enable Status
fn txens(&self) -> TXENSR
[src]
Bit 1 - Transmitter Enable Status
fn master(&self) -> MASTERR
[src]
Bit 2 - SPI Master Mode
fn rxblock(&self) -> RXBLOCKR
[src]
Bit 3 - Block Incoming Data
fn txtri(&self) -> TXTRIR
[src]
Bit 4 - Transmitter Tristated
fn txc(&self) -> TXCR
[src]
Bit 5 - TX Complete
fn txbl(&self) -> TXBLR
[src]
Bit 6 - TX Buffer Level
fn rxdatav(&self) -> RXDATAVR
[src]
Bit 7 - RX Data Valid
fn rxfull(&self) -> RXFULLR
[src]
Bit 8 - RX FIFO Full
fn txbdright(&self) -> TXBDRIGHTR
[src]
Bit 9 - TX Buffer Expects Double Right Data
fn txbsright(&self) -> TXBSRIGHTR
[src]
Bit 10 - TX Buffer Expects Single Right Data
fn rxdatavright(&self) -> RXDATAVRIGHTR
[src]
Bit 11 - RX Data Right
fn rxfullright(&self) -> RXFULLRIGHTR
[src]
Bit 12 - RX Full of Right Data
fn txidle(&self) -> TXIDLER
[src]
Bit 13 - TX Idle
fn timerrestarted(&self) -> TIMERRESTARTEDR
[src]
Bit 14 - The USART Timer Restarted Itself
fn txbufcnt(&self) -> TXBUFCNTR
[src]
Bits 16:17 - TX Buffer Count