1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184

#[doc = "Reader of register DATTRIM1"]
pub type R = crate::R<u32, super::DATTRIM1>;
#[doc = "Writer for register DATTRIM1"]
pub type W = crate::W<u32, super::DATTRIM1>;
#[doc = "Register DATTRIM1 `reset()`'s with value 0x24"]
impl crate::ResetValue for super::DATTRIM1 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type { 0x24 }
}
#[doc = "Reader of field `ROUT`"]
pub type ROUT_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `ROUT`"]
pub struct ROUT_W<'a> {
    w: &'a mut W,
}
impl<'a> ROUT_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x3f) | ((value as u32) & 0x3f);
        self.w
    }
}
#[doc = "Reader of field `ENDLYPULLUP`"]
pub type ENDLYPULLUP_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `ENDLYPULLUP`"]
pub struct ENDLYPULLUP_W<'a> {
    w: &'a mut W,
}
impl<'a> ENDLYPULLUP_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W { self.bit(true) }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W { self.bit(false) }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7);
        self.w
    }
}
#[doc = "Reader of field `DLYPULLUPFS`"]
pub type DLYPULLUPFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `DLYPULLUPFS`"]
pub struct DLYPULLUPFS_W<'a> {
    w: &'a mut W,
}
impl<'a> DLYPULLUPFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8);
        self.w
    }
}
#[doc = "Reader of field `VCRSFS`"]
pub type VCRSFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `VCRSFS`"]
pub struct VCRSFS_W<'a> {
    w: &'a mut W,
}
impl<'a> VCRSFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10);
        self.w
    }
}
#[doc = "Reader of field `TFDMFS`"]
pub type TFDMFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TFDMFS`"]
pub struct TFDMFS_W<'a> {
    w: &'a mut W,
}
impl<'a> TFDMFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12);
        self.w
    }
}
#[doc = "Reader of field `TRDMFS`"]
pub type TRDMFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TRDMFS`"]
pub struct TRDMFS_W<'a> {
    w: &'a mut W,
}
impl<'a> TRDMFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 14)) | (((value as u32) & 0x03) << 14);
        self.w
    }
}
#[doc = "Reader of field `TFDPFS`"]
pub type TFDPFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TFDPFS`"]
pub struct TFDPFS_W<'a> {
    w: &'a mut W,
}
impl<'a> TFDPFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16);
        self.w
    }
}
#[doc = "Reader of field `TRDPFS`"]
pub type TRDPFS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TRDPFS`"]
pub struct TRDPFS_W<'a> {
    w: &'a mut W,
}
impl<'a> TRDPFS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 18)) | (((value as u32) & 0x03) << 18);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:5 - Trim for DP and DM Output Impedance for Both FS and LS"]
    #[inline(always)]
    pub fn rout(&self) -> ROUT_R { ROUT_R::new((self.bits & 0x3f) as u8) }
    #[doc = "Bit 7 - Enables Delay of Pull in TX Mode for Both FS and LS"]
    #[inline(always)]
    pub fn endlypullup(&self) -> ENDLYPULLUP_R {
        ENDLYPULLUP_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    #[doc = "Bits 8:9 - Trim for Rising Crossover Voltage in FS"]
    #[inline(always)]
    pub fn dlypullupfs(&self) -> DLYPULLUPFS_R {
        DLYPULLUPFS_R::new(((self.bits >> 8) & 0x03) as u8)
    }
    #[doc = "Bits 10:11 - Trim for Falling Crossover Voltage in FS"]
    #[inline(always)]
    pub fn vcrsfs(&self) -> VCRSFS_R { VCRSFS_R::new(((self.bits >> 10) & 0x03) as u8) }
    #[doc = "Bits 12:13 - Trim for DM Fall Time in FS"]
    #[inline(always)]
    pub fn tfdmfs(&self) -> TFDMFS_R { TFDMFS_R::new(((self.bits >> 12) & 0x03) as u8) }
    #[doc = "Bits 14:15 - Trim for DM Rise Time in FS"]
    #[inline(always)]
    pub fn trdmfs(&self) -> TRDMFS_R { TRDMFS_R::new(((self.bits >> 14) & 0x03) as u8) }
    #[doc = "Bits 16:17 - Trim for DP Fall Time in FS"]
    #[inline(always)]
    pub fn tfdpfs(&self) -> TFDPFS_R { TFDPFS_R::new(((self.bits >> 16) & 0x03) as u8) }
    #[doc = "Bits 18:19 - Trim for DP Rise Time in FS"]
    #[inline(always)]
    pub fn trdpfs(&self) -> TRDPFS_R { TRDPFS_R::new(((self.bits >> 18) & 0x03) as u8) }
}
impl W {
    #[doc = "Bits 0:5 - Trim for DP and DM Output Impedance for Both FS and LS"]
    #[inline(always)]
    pub fn rout(&mut self) -> ROUT_W { ROUT_W { w: self } }
    #[doc = "Bit 7 - Enables Delay of Pull in TX Mode for Both FS and LS"]
    #[inline(always)]
    pub fn endlypullup(&mut self) -> ENDLYPULLUP_W { ENDLYPULLUP_W { w: self } }
    #[doc = "Bits 8:9 - Trim for Rising Crossover Voltage in FS"]
    #[inline(always)]
    pub fn dlypullupfs(&mut self) -> DLYPULLUPFS_W { DLYPULLUPFS_W { w: self } }
    #[doc = "Bits 10:11 - Trim for Falling Crossover Voltage in FS"]
    #[inline(always)]
    pub fn vcrsfs(&mut self) -> VCRSFS_W { VCRSFS_W { w: self } }
    #[doc = "Bits 12:13 - Trim for DM Fall Time in FS"]
    #[inline(always)]
    pub fn tfdmfs(&mut self) -> TFDMFS_W { TFDMFS_W { w: self } }
    #[doc = "Bits 14:15 - Trim for DM Rise Time in FS"]
    #[inline(always)]
    pub fn trdmfs(&mut self) -> TRDMFS_W { TRDMFS_W { w: self } }
    #[doc = "Bits 16:17 - Trim for DP Fall Time in FS"]
    #[inline(always)]
    pub fn tfdpfs(&mut self) -> TFDPFS_W { TFDPFS_W { w: self } }
    #[doc = "Bits 18:19 - Trim for DP Rise Time in FS"]
    #[inline(always)]
    pub fn trdpfs(&mut self) -> TRDPFS_W { TRDPFS_W { w: self } }
}