1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
//! Debug Control Block use volatile_register::{RW, WO}; /// Registers #[repr(C)] pub struct Registers { /// Debug Halting Control and Status pub dhcsr: RW<u32>, /// Debug Core Register Selector pub dcrsr: WO<u32>, /// Debug Core Register Data pub dcrdr: RW<u32>, /// Debug Exception and Monitor Control pub demcr: RW<u32>, }