Module cortex_a::registers::SPSR_EL3::A

source · [−]
Expand description

SError interrupt mask bit. The possible values of this bit are:

0 Exception not masked. 1 Exception masked.

Enums

Value

SError interrupt mask bit. The possible values of this bit are:

Constants

CLEAR
Masked
SET
Unmasked