Timer interrupt mask bit. Permitted values are:
0 Timer interrupt is not masked by the IMASK bit. 1 Timer interrupt is masked by the IMASK bit.