1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353

//! The AVR AT90PWM316 microcontroller
//!
//! # Variants
//! |        | Pinout | Package | Operating temperature | Operating voltage | Max speed |
//! |--------|--------|---------|-----------------------|-------------------|-----------|
//! | standard |  |  | 0°C - 0°C | 2.7V - 5.5V | 0 MHz |
//!
//! # Registers by module (not exhaustive)
//!
//! ## PORT modules
//!
//! * PORTB
//! * PORTC
//! * PORTD
//! * PORTE
//!
//! ## ADC modules
//!
//! * ADC
//!
//! ## USART modules
//!
//! * USART
//!
//! ## EEPROM modules
//!
//! * EEPROM

pub const LOCKBIT: *mut u8 = 0x0 as *mut u8;
pub const LOW: *mut u8 = 0x0 as *mut u8;
pub const HIGH: *mut u8 = 0x1 as *mut u8;
pub const EXTENDED: *mut u8 = 0x2 as *mut u8;
/// Port B Input Pins.
pub const PINB: *mut u8 = 0x23 as *mut u8;
/// Port B Data Direction Register.
pub const DDRB: *mut u8 = 0x24 as *mut u8;
/// Port B Data Register.
pub const PORTB: *mut u8 = 0x25 as *mut u8;
/// Port C Input Pins.
pub const PINC: *mut u8 = 0x26 as *mut u8;
/// Port C Data Direction Register.
pub const DDRC: *mut u8 = 0x27 as *mut u8;
/// Port C Data Register.
pub const PORTC: *mut u8 = 0x28 as *mut u8;
/// Port D Input Pins.
pub const PIND: *mut u8 = 0x29 as *mut u8;
/// Port D Data Direction Register.
pub const DDRD: *mut u8 = 0x2A as *mut u8;
/// Port D Data Register.
pub const PORTD: *mut u8 = 0x2B as *mut u8;
/// Port E Input Pins.
pub const PINE: *mut u8 = 0x2C as *mut u8;
/// Port E Data Direction Register.
pub const DDRE: *mut u8 = 0x2D as *mut u8;
/// Port E Data Register.
pub const PORTE: *mut u8 = 0x2E as *mut u8;
/// Timer/Counter0 Interrupt Flag register.
pub const TIFR0: *mut u8 = 0x35 as *mut u8;
/// Timer/Counter Interrupt Flag register.
pub const TIFR1: *mut u8 = 0x36 as *mut u8;
/// General Purpose IO Register 1.
pub const GPIOR1: *mut u8 = 0x39 as *mut u8;
/// General Purpose IO Register 2.
pub const GPIOR2: *mut u8 = 0x3A as *mut u8;
/// General Purpose IO Register 3.
pub const GPIOR3: *mut u8 = 0x3B as *mut u8;
/// External Interrupt Flag Register.
pub const EIFR: *mut u8 = 0x3C as *mut u8;
/// External Interrupt Mask Register.
pub const EIMSK: *mut u8 = 0x3D as *mut u8;
/// General Purpose IO Register 0.
pub const GPIOR0: *mut u8 = 0x3E as *mut u8;
/// EEPROM Control Register.
pub const EECR: *mut u8 = 0x3F as *mut u8;
/// EEPROM Data Register.
pub const EEDR: *mut u8 = 0x40 as *mut u8;
/// EEPROM Read/Write Access Bytes.
pub const EEAR: *mut u16 = 0x41 as *mut u16;
/// EEPROM Read/Write Access Bytes low byte.
pub const EEARL: *mut u8 = 0x41 as *mut u8;
/// EEPROM Read/Write Access Bytes high byte.
pub const EEARH: *mut u8 = 0x42 as *mut u8;
/// General Timer/Counter Control Register.
pub const GTCCR: *mut u8 = 0x43 as *mut u8;
/// Timer/Counter  Control Register A.
pub const TCCR0A: *mut u8 = 0x44 as *mut u8;
/// Timer/Counter Control Register B.
pub const TCCR0B: *mut u8 = 0x45 as *mut u8;
/// Timer/Counter0.
pub const TCNT0: *mut u8 = 0x46 as *mut u8;
/// Timer/Counter0 Output Compare Register.
pub const OCR0A: *mut u8 = 0x47 as *mut u8;
/// Timer/Counter0 Output Compare Register.
pub const OCR0B: *mut u8 = 0x48 as *mut u8;
/// PLL Control And Status Register.
pub const PLLCSR: *mut u8 = 0x49 as *mut u8;
/// SPI Control Register.
pub const SPCR: *mut u8 = 0x4C as *mut u8;
/// SPI Status Register.
pub const SPSR: *mut u8 = 0x4D as *mut u8;
/// SPI Data Register.
pub const SPDR: *mut u8 = 0x4E as *mut u8;
/// Analog Comparator Status Register.
pub const ACSR: *mut u8 = 0x50 as *mut u8;
/// Sleep Mode Control Register.
pub const SMCR: *mut u8 = 0x53 as *mut u8;
/// MCU Status Register.
pub const MCUSR: *mut u8 = 0x54 as *mut u8;
/// MCU Control Register.
pub const MCUCR: *mut u8 = 0x55 as *mut u8;
/// Store Program Memory Control Register.
pub const SPMCSR: *mut u8 = 0x57 as *mut u8;
/// Stack Pointer.
pub const SP: *mut u16 = 0x5D as *mut u16;
/// Stack Pointer  low byte.
pub const SPL: *mut u8 = 0x5D as *mut u8;
/// Stack Pointer  high byte.
pub const SPH: *mut u8 = 0x5E as *mut u8;
/// Status Register.
pub const SREG: *mut u8 = 0x5F as *mut u8;
/// Watchdog Timer Control Register.
pub const WDTCSR: *mut u8 = 0x60 as *mut u8;
pub const CLKPR: *mut u8 = 0x61 as *mut u8;
/// Power Reduction Register.
pub const PRR: *mut u8 = 0x64 as *mut u8;
/// Oscillator Calibration Value.
pub const OSCCAL: *mut u8 = 0x66 as *mut u8;
/// External Interrupt Control Register A.
pub const EICRA: *mut u8 = 0x69 as *mut u8;
/// Timer/Counter0 Interrupt Mask Register.
pub const TIMSK0: *mut u8 = 0x6E as *mut u8;
/// Timer/Counter Interrupt Mask Register.
pub const TIMSK1: *mut u8 = 0x6F as *mut u8;
pub const AMP0CSR: *mut u8 = 0x76 as *mut u8;
pub const AMP1CSR: *mut u8 = 0x77 as *mut u8;
/// ADC Data Register  Bytes low byte.
pub const ADCL: *mut u8 = 0x78 as *mut u8;
/// ADC Data Register  Bytes.
pub const ADC: *mut u16 = 0x78 as *mut u16;
/// ADC Data Register  Bytes high byte.
pub const ADCH: *mut u8 = 0x79 as *mut u8;
/// The ADC Control and Status register.
pub const ADCSRA: *mut u8 = 0x7A as *mut u8;
/// ADC Control and Status Register B.
pub const ADCSRB: *mut u8 = 0x7B as *mut u8;
/// The ADC multiplexer Selection Register.
pub const ADMUX: *mut u8 = 0x7C as *mut u8;
/// Digital Input Disable Register 0.
pub const DIDR0: *mut u8 = 0x7E as *mut u8;
/// Digital Input Disable Register 1.
pub const DIDR1: *mut u8 = 0x7F as *mut u8;
/// Timer/Counter1 Control Register A.
pub const TCCR1A: *mut u8 = 0x80 as *mut u8;
/// Timer/Counter1 Control Register B.
pub const TCCR1B: *mut u8 = 0x81 as *mut u8;
/// Timer/Counter1 Control Register C.
pub const TCCR1C: *mut u8 = 0x82 as *mut u8;
/// Timer/Counter1 Bytes low byte.
pub const TCNT1L: *mut u8 = 0x84 as *mut u8;
/// Timer/Counter1 Bytes.
pub const TCNT1: *mut u16 = 0x84 as *mut u16;
/// Timer/Counter1 Bytes high byte.
pub const TCNT1H: *mut u8 = 0x85 as *mut u8;
/// Timer/Counter1 Input Capture Register  Bytes.
pub const ICR1: *mut u16 = 0x86 as *mut u16;
/// Timer/Counter1 Input Capture Register  Bytes low byte.
pub const ICR1L: *mut u8 = 0x86 as *mut u8;
/// Timer/Counter1 Input Capture Register  Bytes high byte.
pub const ICR1H: *mut u8 = 0x87 as *mut u8;
/// Timer/Counter1 Output Compare Register Bytes.
pub const OCR1A: *mut u16 = 0x88 as *mut u16;
/// Timer/Counter1 Output Compare Register Bytes low byte.
pub const OCR1AL: *mut u8 = 0x88 as *mut u8;
/// Timer/Counter1 Output Compare Register Bytes high byte.
pub const OCR1AH: *mut u8 = 0x89 as *mut u8;
/// Timer/Counter1 Output Compare Register Bytes low byte.
pub const OCR1BL: *mut u8 = 0x8A as *mut u8;
/// Timer/Counter1 Output Compare Register Bytes.
pub const OCR1B: *mut u16 = 0x8A as *mut u16;
/// Timer/Counter1 Output Compare Register Bytes high byte.
pub const OCR1BH: *mut u8 = 0x8B as *mut u8;
/// PSC0 Interrupt Flag Register.
pub const PIFR0: *mut u8 = 0xA0 as *mut u8;
/// PSC0 Interrupt Mask Register.
pub const PIM0: *mut u8 = 0xA1 as *mut u8;
/// PSC1 Interrupt Flag Register.
pub const PIFR1: *mut u8 = 0xA2 as *mut u8;
/// PSC1 Interrupt Mask Register.
pub const PIM1: *mut u8 = 0xA3 as *mut u8;
/// PSC2 Interrupt Flag Register.
pub const PIFR2: *mut u8 = 0xA4 as *mut u8;
/// PSC2 Interrupt Mask Register.
pub const PIM2: *mut u8 = 0xA5 as *mut u8;
/// DAC Control Register.
pub const DACON: *mut u8 = 0xAA as *mut u8;
/// DAC Data Register Bytes.
pub const DAC: *mut u16 = 0xAB as *mut u16;
/// DAC Data Register Bytes low byte.
pub const DACL: *mut u8 = 0xAB as *mut u8;
/// DAC Data Register Bytes high byte.
pub const DACH: *mut u8 = 0xAC as *mut u8;
/// Analog Comparator 0 Control Register.
pub const AC0CON: *mut u8 = 0xAD as *mut u8;
/// Analog Comparator 1 Control Register.
pub const AC1CON: *mut u8 = 0xAE as *mut u8;
/// Analog Comparator 2 Control Register.
pub const AC2CON: *mut u8 = 0xAF as *mut u8;
/// USART Control and Status register A.
pub const UCSRA: *mut u8 = 0xC0 as *mut u8;
/// USART Control an Status register B.
pub const UCSRB: *mut u8 = 0xC1 as *mut u8;
/// USART Control an Status register C.
pub const UCSRC: *mut u8 = 0xC2 as *mut u8;
/// USART Baud Rate Register Low Byte.
pub const UBRRL: *mut u8 = 0xC4 as *mut u8;
/// USART Baud Rate Register High Byte.
pub const UBRRH: *mut u8 = 0xC5 as *mut u8;
/// USART I/O Data Register.
pub const UDR: *mut u8 = 0xC6 as *mut u8;
/// EUSART Control and Status Register A.
pub const EUCSRA: *mut u8 = 0xC8 as *mut u8;
/// EUSART Control Register B.
pub const EUCSRB: *mut u8 = 0xC9 as *mut u8;
/// EUSART Status Register C.
pub const EUCSRC: *mut u8 = 0xCA as *mut u8;
/// Manchester Receiver Baud Rate Register Low Byte.
pub const MUBRRL: *mut u8 = 0xCC as *mut u8;
/// Manchester Receiver Baud Rate Register High Byte.
pub const MUBRRH: *mut u8 = 0xCD as *mut u8;
/// EUSART I/O Data Register.
pub const EUDR: *mut u8 = 0xCE as *mut u8;
/// PSC0 Synchro and Output Configuration.
pub const PSOC0: *mut u8 = 0xD0 as *mut u8;
/// Output Compare SA Register  low byte.
pub const OCR0SAL: *mut u8 = 0xD2 as *mut u8;
/// Output Compare SA Register.
pub const OCR0SA: *mut u16 = 0xD2 as *mut u16;
/// Output Compare SA Register  high byte.
pub const OCR0SAH: *mut u8 = 0xD3 as *mut u8;
/// Output Compare RA Register  low byte.
pub const OCR0RAL: *mut u8 = 0xD4 as *mut u8;
/// Output Compare RA Register.
pub const OCR0RA: *mut u16 = 0xD4 as *mut u16;
/// Output Compare RA Register  high byte.
pub const OCR0RAH: *mut u8 = 0xD5 as *mut u8;
/// Output Compare SB Register  low byte.
pub const OCR0SBL: *mut u8 = 0xD6 as *mut u8;
/// Output Compare SB Register.
pub const OCR0SB: *mut u16 = 0xD6 as *mut u16;
/// Output Compare SB Register  high byte.
pub const OCR0SBH: *mut u8 = 0xD7 as *mut u8;
/// Output Compare RB Register  low byte.
pub const OCR0RBL: *mut u8 = 0xD8 as *mut u8;
/// Output Compare RB Register.
pub const OCR0RB: *mut u16 = 0xD8 as *mut u16;
/// Output Compare RB Register  high byte.
pub const OCR0RBH: *mut u8 = 0xD9 as *mut u8;
/// PSC 0 Configuration Register.
pub const PCNF0: *mut u8 = 0xDA as *mut u8;
/// PSC 0 Control Register.
pub const PCTL0: *mut u8 = 0xDB as *mut u8;
/// PSC 0 Input A Control.
pub const PFRC0A: *mut u8 = 0xDC as *mut u8;
/// PSC 0 Input B Control.
pub const PFRC0B: *mut u8 = 0xDD as *mut u8;
/// PSC 0 Input Capture Register.
pub const PICR0: *mut u16 = 0xDE as *mut u16;
/// PSC 0 Input Capture Register  low byte.
pub const PICR0L: *mut u8 = 0xDE as *mut u8;
/// PSC 0 Input Capture Register  high byte.
pub const PICR0H: *mut u8 = 0xDF as *mut u8;
/// PSC1 Synchro and Output Configuration.
pub const PSOC1: *mut u8 = 0xE0 as *mut u8;
/// Output Compare SA Register.
pub const OCR1SA: *mut u16 = 0xE2 as *mut u16;
/// Output Compare SA Register  low byte.
pub const OCR1SAL: *mut u8 = 0xE2 as *mut u8;
/// Output Compare SA Register  high byte.
pub const OCR1SAH: *mut u8 = 0xE3 as *mut u8;
/// Output Compare RA Register.
pub const OCR1RA: *mut u16 = 0xE4 as *mut u16;
/// Output Compare RA Register  low byte.
pub const OCR1RAL: *mut u8 = 0xE4 as *mut u8;
/// Output Compare RA Register  high byte.
pub const OCR1RAH: *mut u8 = 0xE5 as *mut u8;
/// Output Compare SB Register.
pub const OCR1SB: *mut u16 = 0xE6 as *mut u16;
/// Output Compare SB Register  low byte.
pub const OCR1SBL: *mut u8 = 0xE6 as *mut u8;
/// Output Compare SB Register  high byte.
pub const OCR1SBH: *mut u8 = 0xE7 as *mut u8;
/// Output Compare RB Register.
pub const OCR1RB: *mut u16 = 0xE8 as *mut u16;
/// Output Compare RB Register  low byte.
pub const OCR1RBL: *mut u8 = 0xE8 as *mut u8;
/// Output Compare RB Register  high byte.
pub const OCR1RBH: *mut u8 = 0xE9 as *mut u8;
/// PSC 1 Configuration Register.
pub const PCNF1: *mut u8 = 0xEA as *mut u8;
/// PSC 1 Control Register.
pub const PCTL1: *mut u8 = 0xEB as *mut u8;
/// PSC 1 Input B Control.
pub const PFRC1A: *mut u8 = 0xEC as *mut u8;
/// PSC 1 Input B Control.
pub const PFRC1B: *mut u8 = 0xED as *mut u8;
/// PSC 1 Input Capture Register.
pub const PICR1: *mut u16 = 0xEE as *mut u16;
/// PSC 1 Input Capture Register  low byte.
pub const PICR1L: *mut u8 = 0xEE as *mut u8;
/// PSC 1 Input Capture Register  high byte.
pub const PICR1H: *mut u8 = 0xEF as *mut u8;
/// PSC2 Synchro and Output Configuration.
pub const PSOC2: *mut u8 = 0xF0 as *mut u8;
/// PSC 2 Output Matrix.
pub const POM2: *mut u8 = 0xF1 as *mut u8;
/// Output Compare SA Register.
pub const OCR2SA: *mut u16 = 0xF2 as *mut u16;
/// Output Compare SA Register  low byte.
pub const OCR2SAL: *mut u8 = 0xF2 as *mut u8;
/// Output Compare SA Register  high byte.
pub const OCR2SAH: *mut u8 = 0xF3 as *mut u8;
/// Output Compare RA Register  low byte.
pub const OCR2RAL: *mut u8 = 0xF4 as *mut u8;
/// Output Compare RA Register.
pub const OCR2RA: *mut u16 = 0xF4 as *mut u16;
/// Output Compare RA Register  high byte.
pub const OCR2RAH: *mut u8 = 0xF5 as *mut u8;
/// Output Compare SB Register.
pub const OCR2SB: *mut u16 = 0xF6 as *mut u16;
/// Output Compare SB Register  low byte.
pub const OCR2SBL: *mut u8 = 0xF6 as *mut u8;
/// Output Compare SB Register  high byte.
pub const OCR2SBH: *mut u8 = 0xF7 as *mut u8;
/// Output Compare RB Register.
pub const OCR2RB: *mut u16 = 0xF8 as *mut u16;
/// Output Compare RB Register  low byte.
pub const OCR2RBL: *mut u8 = 0xF8 as *mut u8;
/// Output Compare RB Register  high byte.
pub const OCR2RBH: *mut u8 = 0xF9 as *mut u8;
/// PSC 2 Configuration Register.
pub const PCNF2: *mut u8 = 0xFA as *mut u8;
/// PSC 2 Control Register.
pub const PCTL2: *mut u8 = 0xFB as *mut u8;
/// PSC 2 Input B Control.
pub const PFRC2A: *mut u8 = 0xFC as *mut u8;
/// PSC 2 Input B Control.
pub const PFRC2B: *mut u8 = 0xFD as *mut u8;
/// PSC 2 Input Capture Register.
pub const PICR2: *mut u16 = 0xFE as *mut u16;
/// PSC 2 Input Capture Register  low byte.
pub const PICR2L: *mut u8 = 0xFE as *mut u8;
/// PSC 2 Input Capture Register  high byte.
pub const PICR2H: *mut u8 = 0xFF as *mut u8;