Type Definition atsame70n20b_pac::isi::cfg1::W [−][src]
type W = W<u32, CFG1>;
Writer for register CFG1
Implementations
impl W
[src]
pub fn hsync_pol(&mut self) -> HSYNC_POL_W<'_>
[src]
Bit 2 - Horizontal Synchronization Polarity
pub fn vsync_pol(&mut self) -> VSYNC_POL_W<'_>
[src]
Bit 3 - Vertical Synchronization Polarity
pub fn pixclk_pol(&mut self) -> PIXCLK_POL_W<'_>
[src]
Bit 4 - Pixel Clock Polarity
pub fn grayle(&mut self) -> GRAYLE_W<'_>
[src]
Bit 5 - Grayscale Little Endian
pub fn emb_sync(&mut self) -> EMB_SYNC_W<'_>
[src]
Bit 6 - Embedded Synchronization
pub fn crc_sync(&mut self) -> CRC_SYNC_W<'_>
[src]
Bit 7 - Embedded Synchronization Correction
pub fn frate(&mut self) -> FRATE_W<'_>
[src]
Bits 8:10 - Frame Rate [0..7]
pub fn discr(&mut self) -> DISCR_W<'_>
[src]
Bit 11 - Disable Codec Request
pub fn full(&mut self) -> FULL_W<'_>
[src]
Bit 12 - Full Mode is Allowed
pub fn thmask(&mut self) -> THMASK_W<'_>
[src]
Bits 13:14 - Threshold Mask
pub fn sld(&mut self) -> SLD_W<'_>
[src]
Bits 16:23 - Start of Line Delay
pub fn sfd(&mut self) -> SFD_W<'_>
[src]
Bits 24:31 - Start of Frame Delay