1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
#[doc = "Reader of register QSPI_IMR"] pub type R = crate::R<u32, super::QSPI_IMR>; #[doc = "Reader of field `RDRF`"] pub type RDRF_R = crate::R<bool, bool>; #[doc = "Reader of field `TDRE`"] pub type TDRE_R = crate::R<bool, bool>; #[doc = "Reader of field `TXEMPTY`"] pub type TXEMPTY_R = crate::R<bool, bool>; #[doc = "Reader of field `OVRES`"] pub type OVRES_R = crate::R<bool, bool>; #[doc = "Reader of field `CSR`"] pub type CSR_R = crate::R<bool, bool>; #[doc = "Reader of field `CSS`"] pub type CSS_R = crate::R<bool, bool>; #[doc = "Reader of field `INSTRE`"] pub type INSTRE_R = crate::R<bool, bool>; impl R { #[doc = "Bit 0 - Receive Data Register Full Interrupt Mask"] #[inline(always)] pub fn rdrf(&self) -> RDRF_R { RDRF_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Transmit Data Register Empty Interrupt Mask"] #[inline(always)] pub fn tdre(&self) -> TDRE_R { TDRE_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Transmission Registers Empty Mask"] #[inline(always)] pub fn txempty(&self) -> TXEMPTY_R { TXEMPTY_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Overrun Error Interrupt Mask"] #[inline(always)] pub fn ovres(&self) -> OVRES_R { OVRES_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 8 - Chip Select Rise Interrupt Mask"] #[inline(always)] pub fn csr(&self) -> CSR_R { CSR_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Chip Select Status Interrupt Mask"] #[inline(always)] pub fn css(&self) -> CSS_R { CSS_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Instruction End Interrupt Mask"] #[inline(always)] pub fn instre(&self) -> INSTRE_R { INSTRE_R::new(((self.bits >> 10) & 0x01) != 0) } }