1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174
#[doc = "Reader of register CKGR_PLLAR"] pub type R = crate::R<u32, super::CKGR_PLLAR>; #[doc = "Writer for register CKGR_PLLAR"] pub type W = crate::W<u32, super::CKGR_PLLAR>; #[doc = "Register CKGR_PLLAR `reset()`'s with value 0"] impl crate::ResetValue for super::CKGR_PLLAR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "PLLA Front End Divider\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum DIVA_A { #[doc = "0: Divider output is 0 and PLLA is disabled."] _0 = 0, #[doc = "1: Divider is bypassed (divide by 1) and PLLA is enabled."] BYPASS = 1, } impl From<DIVA_A> for u8 { #[inline(always)] fn from(variant: DIVA_A) -> Self { variant as _ } } #[doc = "Reader of field `DIVA`"] pub type DIVA_R = crate::R<u8, DIVA_A>; impl DIVA_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, DIVA_A> { use crate::Variant::*; match self.bits { 0 => Val(DIVA_A::_0), 1 => Val(DIVA_A::BYPASS), i => Res(i), } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == DIVA_A::_0 } #[doc = "Checks if the value of the field is `BYPASS`"] #[inline(always)] pub fn is_bypass(&self) -> bool { *self == DIVA_A::BYPASS } } #[doc = "Write proxy for field `DIVA`"] pub struct DIVA_W<'a> { w: &'a mut W, } impl<'a> DIVA_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DIVA_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Divider output is 0 and PLLA is disabled."] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(DIVA_A::_0) } #[doc = "Divider is bypassed (divide by 1) and PLLA is enabled."] #[inline(always)] pub fn bypass(self) -> &'a mut W { self.variant(DIVA_A::BYPASS) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0xff) | ((value as u32) & 0xff); self.w } } #[doc = "Reader of field `PLLACOUNT`"] pub type PLLACOUNT_R = crate::R<u8, u8>; #[doc = "Write proxy for field `PLLACOUNT`"] pub struct PLLACOUNT_W<'a> { w: &'a mut W, } impl<'a> PLLACOUNT_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3f << 8)) | (((value as u32) & 0x3f) << 8); self.w } } #[doc = "Reader of field `MULA`"] pub type MULA_R = crate::R<u16, u16>; #[doc = "Write proxy for field `MULA`"] pub struct MULA_W<'a> { w: &'a mut W, } impl<'a> MULA_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07ff << 16)) | (((value as u32) & 0x07ff) << 16); self.w } } #[doc = "Reader of field `ONE`"] pub type ONE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ONE`"] pub struct ONE_W<'a> { w: &'a mut W, } impl<'a> ONE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } impl R { #[doc = "Bits 0:7 - PLLA Front End Divider"] #[inline(always)] pub fn diva(&self) -> DIVA_R { DIVA_R::new((self.bits & 0xff) as u8) } #[doc = "Bits 8:13 - PLLA Counter"] #[inline(always)] pub fn pllacount(&self) -> PLLACOUNT_R { PLLACOUNT_R::new(((self.bits >> 8) & 0x3f) as u8) } #[doc = "Bits 16:26 - PLLA Multiplier"] #[inline(always)] pub fn mula(&self) -> MULA_R { MULA_R::new(((self.bits >> 16) & 0x07ff) as u16) } #[doc = "Bit 29 - Must Be Set to 1"] #[inline(always)] pub fn one(&self) -> ONE_R { ONE_R::new(((self.bits >> 29) & 0x01) != 0) } } impl W { #[doc = "Bits 0:7 - PLLA Front End Divider"] #[inline(always)] pub fn diva(&mut self) -> DIVA_W { DIVA_W { w: self } } #[doc = "Bits 8:13 - PLLA Counter"] #[inline(always)] pub fn pllacount(&mut self) -> PLLACOUNT_W { PLLACOUNT_W { w: self } } #[doc = "Bits 16:26 - PLLA Multiplier"] #[inline(always)] pub fn mula(&mut self) -> MULA_W { MULA_W { w: self } } #[doc = "Bit 29 - Must Be Set to 1"] #[inline(always)] pub fn one(&mut self) -> ONE_W { ONE_W { w: self } } }