Type Definition atsame54p19a_pac::can0::cccr::W [−][src]
type W = W<u32, CCCR>;
Writer for register CCCR
Implementations
impl W
[src]
pub fn init(&mut self) -> INIT_W<'_>
[src]
Bit 0 - Initialization
pub fn cce(&mut self) -> CCE_W<'_>
[src]
Bit 1 - Configuration Change Enable
pub fn asm(&mut self) -> ASM_W<'_>
[src]
Bit 2 - ASM Restricted Operation Mode
pub fn csa(&mut self) -> CSA_W<'_>
[src]
Bit 3 - Clock Stop Acknowledge
pub fn csr(&mut self) -> CSR_W<'_>
[src]
Bit 4 - Clock Stop Request
pub fn mon(&mut self) -> MON_W<'_>
[src]
Bit 5 - Bus Monitoring Mode
pub fn dar(&mut self) -> DAR_W<'_>
[src]
Bit 6 - Disable Automatic Retransmission
pub fn test(&mut self) -> TEST_W<'_>
[src]
Bit 7 - Test Mode Enable
pub fn fdoe(&mut self) -> FDOE_W<'_>
[src]
Bit 8 - FD Operation Enable
pub fn brse(&mut self) -> BRSE_W<'_>
[src]
Bit 9 - Bit Rate Switch Enable
pub fn pxhd(&mut self) -> PXHD_W<'_>
[src]
Bit 12 - Protocol Exception Handling Disable
pub fn efbi(&mut self) -> EFBI_W<'_>
[src]
Bit 13 - Edge Filtering during Bus Integration
pub fn txp(&mut self) -> TXP_W<'_>
[src]
Bit 14 - Transmit Pause