Type Alias atsame54n::oscctrl::intenclr::W

source ·
pub type W = W<INTENCLR_SPEC>;
Expand description

Register INTENCLR writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

source§

impl W

source

pub fn xoscrdy0(&mut self) -> XOSCRDY0_W<'_, INTENCLR_SPEC, 0>

Bit 0 - XOSC 0 Ready Interrupt Enable

source

pub fn xoscrdy1(&mut self) -> XOSCRDY1_W<'_, INTENCLR_SPEC, 1>

Bit 1 - XOSC 1 Ready Interrupt Enable

source

pub fn xoscfail0(&mut self) -> XOSCFAIL0_W<'_, INTENCLR_SPEC, 2>

Bit 2 - XOSC 0 Clock Failure Detector Interrupt Enable

source

pub fn xoscfail1(&mut self) -> XOSCFAIL1_W<'_, INTENCLR_SPEC, 3>

Bit 3 - XOSC 1 Clock Failure Detector Interrupt Enable

source

pub fn dfllrdy(&mut self) -> DFLLRDY_W<'_, INTENCLR_SPEC, 8>

Bit 8 - DFLL Ready Interrupt Enable

source

pub fn dflloob(&mut self) -> DFLLOOB_W<'_, INTENCLR_SPEC, 9>

Bit 9 - DFLL Out Of Bounds Interrupt Enable

source

pub fn dflllckf(&mut self) -> DFLLLCKF_W<'_, INTENCLR_SPEC, 10>

Bit 10 - DFLL Lock Fine Interrupt Enable

source

pub fn dflllckc(&mut self) -> DFLLLCKC_W<'_, INTENCLR_SPEC, 11>

Bit 11 - DFLL Lock Coarse Interrupt Enable

source

pub fn dfllrcs(&mut self) -> DFLLRCS_W<'_, INTENCLR_SPEC, 12>

Bit 12 - DFLL Reference Clock Stopped Interrupt Enable

source

pub fn dpll0lckr(&mut self) -> DPLL0LCKR_W<'_, INTENCLR_SPEC, 16>

Bit 16 - DPLL0 Lock Rise Interrupt Enable

source

pub fn dpll0lckf(&mut self) -> DPLL0LCKF_W<'_, INTENCLR_SPEC, 17>

Bit 17 - DPLL0 Lock Fall Interrupt Enable

source

pub fn dpll0lto(&mut self) -> DPLL0LTO_W<'_, INTENCLR_SPEC, 18>

Bit 18 - DPLL0 Lock Timeout Interrupt Enable

source

pub fn dpll0ldrto(&mut self) -> DPLL0LDRTO_W<'_, INTENCLR_SPEC, 19>

Bit 19 - DPLL0 Loop Divider Ratio Update Complete Interrupt Enable

source

pub fn dpll1lckr(&mut self) -> DPLL1LCKR_W<'_, INTENCLR_SPEC, 24>

Bit 24 - DPLL1 Lock Rise Interrupt Enable

source

pub fn dpll1lckf(&mut self) -> DPLL1LCKF_W<'_, INTENCLR_SPEC, 25>

Bit 25 - DPLL1 Lock Fall Interrupt Enable

source

pub fn dpll1lto(&mut self) -> DPLL1LTO_W<'_, INTENCLR_SPEC, 26>

Bit 26 - DPLL1 Lock Timeout Interrupt Enable

source

pub fn dpll1ldrto(&mut self) -> DPLL1LDRTO_W<'_, INTENCLR_SPEC, 27>

Bit 27 - DPLL1 Loop Divider Ratio Update Complete Interrupt Enable

source

pub unsafe fn bits(&mut self, bits: u32) -> &mut Self

Writes raw bits to the register.

§Safety

Passing incorrect value can cause undefined behaviour. See reference manual