[−][src]Type Definition atsame54n::i2s::clkctrl::W
type W = W<u32, CLKCTRL>;
Writer for register CLKCTRL[%s]
Implementations
impl W
[src]
pub fn slotsize(&mut self) -> SLOTSIZE_W<'_>
[src]
Bits 0:1 - Slot Size
pub fn nbslots(&mut self) -> NBSLOTS_W<'_>
[src]
Bits 2:4 - Number of Slots in Frame
pub fn fswidth(&mut self) -> FSWIDTH_W<'_>
[src]
Bits 5:6 - Frame Sync Width
pub fn bitdelay(&mut self) -> BITDELAY_W<'_>
[src]
Bit 7 - Data Delay from Frame Sync
pub fn fssel(&mut self) -> FSSEL_W<'_>
[src]
Bit 8 - Frame Sync Select
pub fn fsinv(&mut self) -> FSINV_W<'_>
[src]
Bit 9 - Frame Sync Invert
pub fn fsoutinv(&mut self) -> FSOUTINV_W<'_>
[src]
Bit 10 - Frame Sync Output Invert
pub fn scksel(&mut self) -> SCKSEL_W<'_>
[src]
Bit 11 - Serial Clock Select
pub fn sckoutinv(&mut self) -> SCKOUTINV_W<'_>
[src]
Bit 12 - Serial Clock Output Invert
pub fn mcksel(&mut self) -> MCKSEL_W<'_>
[src]
Bit 13 - Master Clock Select
pub fn mcken(&mut self) -> MCKEN_W<'_>
[src]
Bit 14 - Master Clock Enable
pub fn mckoutinv(&mut self) -> MCKOUTINV_W<'_>
[src]
Bit 15 - Master Clock Output Invert
pub fn mckdiv(&mut self) -> MCKDIV_W<'_>
[src]
Bits 16:21 - Master Clock Division Factor
pub fn mckoutdiv(&mut self) -> MCKOUTDIV_W<'_>
[src]
Bits 24:29 - Master Clock Output Division Factor