1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

#[doc = "Register `CTRL` writer"]
pub type W = crate::W<CTRL_SPEC>;
#[doc = "Field `SWRST` writer - Software Reset"]
pub type SWRST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CRC` writer - 32-bit Cyclic Redundancy Code"]
pub type CRC_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MBIST` writer - Memory built-in self-test"]
pub type MBIST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CE` writer - Chip-Erase"]
pub type CE_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ARR` writer - Auxiliary Row Read"]
pub type ARR_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SMSA` writer - Start Memory Stream Access"]
pub type SMSA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl W {
    #[doc = "Bit 0 - Software Reset"]
    #[inline(always)]
    #[must_use]
    pub fn swrst(&mut self) -> SWRST_W<CTRL_SPEC, 0> {
        SWRST_W::new(self)
    }
    #[doc = "Bit 2 - 32-bit Cyclic Redundancy Code"]
    #[inline(always)]
    #[must_use]
    pub fn crc(&mut self) -> CRC_W<CTRL_SPEC, 2> {
        CRC_W::new(self)
    }
    #[doc = "Bit 3 - Memory built-in self-test"]
    #[inline(always)]
    #[must_use]
    pub fn mbist(&mut self) -> MBIST_W<CTRL_SPEC, 3> {
        MBIST_W::new(self)
    }
    #[doc = "Bit 4 - Chip-Erase"]
    #[inline(always)]
    #[must_use]
    pub fn ce(&mut self) -> CE_W<CTRL_SPEC, 4> {
        CE_W::new(self)
    }
    #[doc = "Bit 6 - Auxiliary Row Read"]
    #[inline(always)]
    #[must_use]
    pub fn arr(&mut self) -> ARR_W<CTRL_SPEC, 6> {
        ARR_W::new(self)
    }
    #[doc = "Bit 7 - Start Memory Stream Access"]
    #[inline(always)]
    #[must_use]
    pub fn smsa(&mut self) -> SMSA_W<CTRL_SPEC, 7> {
        SMSA_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Control\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctrl::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CTRL_SPEC;
impl crate::RegisterSpec for CTRL_SPEC {
    type Ux = u8;
}
#[doc = "`write(|w| ..)` method takes [`ctrl::W`](W) writer structure"]
impl crate::Writable for CTRL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets CTRL to value 0"]
impl crate::Resettable for CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}