[][src]Type Definition atsamd51n20a::cmcc::men::W

type W = W<u32, MEN>;

Writer for register MEN

Implementations

impl W[src]

pub fn menable(&mut self) -> MENABLE_W<'_>[src]

Bit 0 - Cache Controller Monitor Enable