1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
#[doc = r"Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - Event Control"] pub evctrl: EVCTRL, _reserved1: [u8; 3usize], #[doc = "0x04 - Interrupt Enable Clear"] pub intenclr: INTENCLR, #[doc = "0x08 - Interrupt Enable Set"] pub intenset: INTENSET, #[doc = "0x0c - Interrupt Flag Status and Clear"] pub intflag: INTFLAG, #[doc = "0x10 - Status"] pub status: STATUS, #[doc = "0x14 - External Multipurpose Crystal Oscillator Control"] pub xoscctrl: [XOSCCTRL; 2], #[doc = "0x1c - DFLL48M Control A"] pub dfllctrla: DFLLCTRLA, _reserved7: [u8; 3usize], #[doc = "0x20 - DFLL48M Control B"] pub dfllctrlb: DFLLCTRLB, _reserved8: [u8; 3usize], #[doc = "0x24 - DFLL48M Value"] pub dfllval: DFLLVAL, #[doc = "0x28 - DFLL48M Multiplier"] pub dfllmul: DFLLMUL, #[doc = "0x2c - DFLL48M Synchronization"] pub dfllsync: DFLLSYNC, _reserved11: [u8; 3usize], #[doc = "0x30 - DPLL Control A"] pub dpllctrla0: DPLLCTRLA, _reserved12: [u8; 3usize], #[doc = "0x34 - DPLL Ratio Control"] pub dpllratio0: DPLLRATIO, #[doc = "0x38 - DPLL Control B"] pub dpllctrlb0: DPLLCTRLB, #[doc = "0x3c - DPLL Synchronization Busy"] pub dpllsyncbusy0: DPLLSYNCBUSY, #[doc = "0x40 - DPLL Status"] pub dpllstatus0: DPLLSTATUS, #[doc = "0x44 - DPLL Control A"] pub dpllctrla1: DPLLCTRLA, _reserved17: [u8; 3usize], #[doc = "0x48 - DPLL Ratio Control"] pub dpllratio1: DPLLRATIO, #[doc = "0x4c - DPLL Control B"] pub dpllctrlb1: DPLLCTRLB, #[doc = "0x50 - DPLL Synchronization Busy"] pub dpllsyncbusy1: DPLLSYNCBUSY, #[doc = "0x54 - DPLL Status"] pub dpllstatus1: DPLLSTATUS, } #[doc = "Event Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [evctrl](evctrl) module"] pub type EVCTRL = crate::Reg<u8, _EVCTRL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _EVCTRL; #[doc = "`read()` method returns [evctrl::R](evctrl::R) reader structure"] impl crate::Readable for EVCTRL {} #[doc = "`write(|w| ..)` method takes [evctrl::W](evctrl::W) writer structure"] impl crate::Writable for EVCTRL {} #[doc = "Event Control"] pub mod evctrl; #[doc = "Interrupt Enable Clear\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [intenclr](intenclr) module"] pub type INTENCLR = crate::Reg<u32, _INTENCLR>; #[allow(missing_docs)] #[doc(hidden)] pub struct _INTENCLR; #[doc = "`read()` method returns [intenclr::R](intenclr::R) reader structure"] impl crate::Readable for INTENCLR {} #[doc = "`write(|w| ..)` method takes [intenclr::W](intenclr::W) writer structure"] impl crate::Writable for INTENCLR {} #[doc = "Interrupt Enable Clear"] pub mod intenclr; #[doc = "Interrupt Enable Set\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [intenset](intenset) module"] pub type INTENSET = crate::Reg<u32, _INTENSET>; #[allow(missing_docs)] #[doc(hidden)] pub struct _INTENSET; #[doc = "`read()` method returns [intenset::R](intenset::R) reader structure"] impl crate::Readable for INTENSET {} #[doc = "`write(|w| ..)` method takes [intenset::W](intenset::W) writer structure"] impl crate::Writable for INTENSET {} #[doc = "Interrupt Enable Set"] pub mod intenset; #[doc = "Interrupt Flag Status and Clear\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [intflag](intflag) module"] pub type INTFLAG = crate::Reg<u32, _INTFLAG>; #[allow(missing_docs)] #[doc(hidden)] pub struct _INTFLAG; #[doc = "`read()` method returns [intflag::R](intflag::R) reader structure"] impl crate::Readable for INTFLAG {} #[doc = "`write(|w| ..)` method takes [intflag::W](intflag::W) writer structure"] impl crate::Writable for INTFLAG {} #[doc = "Interrupt Flag Status and Clear"] pub mod intflag; #[doc = "Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [status](status) module"] pub type STATUS = crate::Reg<u32, _STATUS>; #[allow(missing_docs)] #[doc(hidden)] pub struct _STATUS; #[doc = "`read()` method returns [status::R](status::R) reader structure"] impl crate::Readable for STATUS {} #[doc = "Status"] pub mod status; #[doc = "External Multipurpose Crystal Oscillator Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [xoscctrl](xoscctrl) module"] pub type XOSCCTRL = crate::Reg<u32, _XOSCCTRL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _XOSCCTRL; #[doc = "`read()` method returns [xoscctrl::R](xoscctrl::R) reader structure"] impl crate::Readable for XOSCCTRL {} #[doc = "`write(|w| ..)` method takes [xoscctrl::W](xoscctrl::W) writer structure"] impl crate::Writable for XOSCCTRL {} #[doc = "External Multipurpose Crystal Oscillator Control"] pub mod xoscctrl; #[doc = "DFLL48M Control A\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dfllctrla](dfllctrla) module"] pub type DFLLCTRLA = crate::Reg<u8, _DFLLCTRLA>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DFLLCTRLA; #[doc = "`read()` method returns [dfllctrla::R](dfllctrla::R) reader structure"] impl crate::Readable for DFLLCTRLA {} #[doc = "`write(|w| ..)` method takes [dfllctrla::W](dfllctrla::W) writer structure"] impl crate::Writable for DFLLCTRLA {} #[doc = "DFLL48M Control A"] pub mod dfllctrla; #[doc = "DFLL48M Control B\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dfllctrlb](dfllctrlb) module"] pub type DFLLCTRLB = crate::Reg<u8, _DFLLCTRLB>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DFLLCTRLB; #[doc = "`read()` method returns [dfllctrlb::R](dfllctrlb::R) reader structure"] impl crate::Readable for DFLLCTRLB {} #[doc = "`write(|w| ..)` method takes [dfllctrlb::W](dfllctrlb::W) writer structure"] impl crate::Writable for DFLLCTRLB {} #[doc = "DFLL48M Control B"] pub mod dfllctrlb; #[doc = "DFLL48M Value\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dfllval](dfllval) module"] pub type DFLLVAL = crate::Reg<u32, _DFLLVAL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DFLLVAL; #[doc = "`read()` method returns [dfllval::R](dfllval::R) reader structure"] impl crate::Readable for DFLLVAL {} #[doc = "`write(|w| ..)` method takes [dfllval::W](dfllval::W) writer structure"] impl crate::Writable for DFLLVAL {} #[doc = "DFLL48M Value"] pub mod dfllval; #[doc = "DFLL48M Multiplier\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dfllmul](dfllmul) module"] pub type DFLLMUL = crate::Reg<u32, _DFLLMUL>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DFLLMUL; #[doc = "`read()` method returns [dfllmul::R](dfllmul::R) reader structure"] impl crate::Readable for DFLLMUL {} #[doc = "`write(|w| ..)` method takes [dfllmul::W](dfllmul::W) writer structure"] impl crate::Writable for DFLLMUL {} #[doc = "DFLL48M Multiplier"] pub mod dfllmul; #[doc = "DFLL48M Synchronization\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dfllsync](dfllsync) module"] pub type DFLLSYNC = crate::Reg<u8, _DFLLSYNC>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DFLLSYNC; #[doc = "`read()` method returns [dfllsync::R](dfllsync::R) reader structure"] impl crate::Readable for DFLLSYNC {} #[doc = "DFLL48M Synchronization"] pub mod dfllsync; #[doc = "DPLL Control A\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dpllctrla](dpllctrla) module"] pub type DPLLCTRLA = crate::Reg<u8, _DPLLCTRLA>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DPLLCTRLA; #[doc = "`read()` method returns [dpllctrla::R](dpllctrla::R) reader structure"] impl crate::Readable for DPLLCTRLA {} #[doc = "`write(|w| ..)` method takes [dpllctrla::W](dpllctrla::W) writer structure"] impl crate::Writable for DPLLCTRLA {} #[doc = "DPLL Control A"] pub mod dpllctrla; #[doc = "DPLL Ratio Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dpllratio](dpllratio) module"] pub type DPLLRATIO = crate::Reg<u32, _DPLLRATIO>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DPLLRATIO; #[doc = "`read()` method returns [dpllratio::R](dpllratio::R) reader structure"] impl crate::Readable for DPLLRATIO {} #[doc = "`write(|w| ..)` method takes [dpllratio::W](dpllratio::W) writer structure"] impl crate::Writable for DPLLRATIO {} #[doc = "DPLL Ratio Control"] pub mod dpllratio; #[doc = "DPLL Control B\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dpllctrlb](dpllctrlb) module"] pub type DPLLCTRLB = crate::Reg<u32, _DPLLCTRLB>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DPLLCTRLB; #[doc = "`read()` method returns [dpllctrlb::R](dpllctrlb::R) reader structure"] impl crate::Readable for DPLLCTRLB {} #[doc = "`write(|w| ..)` method takes [dpllctrlb::W](dpllctrlb::W) writer structure"] impl crate::Writable for DPLLCTRLB {} #[doc = "DPLL Control B"] pub mod dpllctrlb; #[doc = "DPLL Synchronization Busy\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dpllsyncbusy](dpllsyncbusy) module"] pub type DPLLSYNCBUSY = crate::Reg<u32, _DPLLSYNCBUSY>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DPLLSYNCBUSY; #[doc = "`read()` method returns [dpllsyncbusy::R](dpllsyncbusy::R) reader structure"] impl crate::Readable for DPLLSYNCBUSY {} #[doc = "DPLL Synchronization Busy"] pub mod dpllsyncbusy; #[doc = "DPLL Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [dpllstatus](dpllstatus) module"] pub type DPLLSTATUS = crate::Reg<u32, _DPLLSTATUS>; #[allow(missing_docs)] #[doc(hidden)] pub struct _DPLLSTATUS; #[doc = "`read()` method returns [dpllstatus::R](dpllstatus::R) reader structure"] impl crate::Readable for DPLLSTATUS {} #[doc = "DPLL Status"] pub mod dpllstatus;