1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
#[doc = "Reader of register APBBMASK"] pub type R = crate::R<u32, super::APBBMASK>; #[doc = "Writer for register APBBMASK"] pub type W = crate::W<u32, super::APBBMASK>; #[doc = "Register APBBMASK `reset()`'s with value 0x7f"] impl crate::ResetValue for super::APBBMASK { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x7f } } #[doc = "Reader of field `PAC1_`"] pub type PAC1__R = crate::R<bool, bool>; #[doc = "Write proxy for field `PAC1_`"] pub struct PAC1__W<'a> { w: &'a mut W, } impl<'a> PAC1__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `DSU_`"] pub type DSU__R = crate::R<bool, bool>; #[doc = "Write proxy for field `DSU_`"] pub struct DSU__W<'a> { w: &'a mut W, } impl<'a> DSU__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `NVMCTRL_`"] pub type NVMCTRL__R = crate::R<bool, bool>; #[doc = "Write proxy for field `NVMCTRL_`"] pub struct NVMCTRL__W<'a> { w: &'a mut W, } impl<'a> NVMCTRL__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `PORT_`"] pub type PORT__R = crate::R<bool, bool>; #[doc = "Write proxy for field `PORT_`"] pub struct PORT__W<'a> { w: &'a mut W, } impl<'a> PORT__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `DMAC_`"] pub type DMAC__R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAC_`"] pub struct DMAC__W<'a> { w: &'a mut W, } impl<'a> DMAC__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `USB_`"] pub type USB__R = crate::R<bool, bool>; #[doc = "Write proxy for field `USB_`"] pub struct USB__W<'a> { w: &'a mut W, } impl<'a> USB__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `HMATRIX_`"] pub type HMATRIX__R = crate::R<bool, bool>; #[doc = "Write proxy for field `HMATRIX_`"] pub struct HMATRIX__W<'a> { w: &'a mut W, } impl<'a> HMATRIX__W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } impl R { #[doc = "Bit 0 - PAC1 APB Clock Enable"] #[inline(always)] pub fn pac1_(&self) -> PAC1__R { PAC1__R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - DSU APB Clock Enable"] #[inline(always)] pub fn dsu_(&self) -> DSU__R { DSU__R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - NVMCTRL APB Clock Enable"] #[inline(always)] pub fn nvmctrl_(&self) -> NVMCTRL__R { NVMCTRL__R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - PORT APB Clock Enable"] #[inline(always)] pub fn port_(&self) -> PORT__R { PORT__R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - DMAC APB Clock Enable"] #[inline(always)] pub fn dmac_(&self) -> DMAC__R { DMAC__R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - USB APB Clock Enable"] #[inline(always)] pub fn usb_(&self) -> USB__R { USB__R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 6 - HMATRIX APB Clock Enable"] #[inline(always)] pub fn hmatrix_(&self) -> HMATRIX__R { HMATRIX__R::new(((self.bits >> 6) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - PAC1 APB Clock Enable"] #[inline(always)] pub fn pac1_(&mut self) -> PAC1__W { PAC1__W { w: self } } #[doc = "Bit 1 - DSU APB Clock Enable"] #[inline(always)] pub fn dsu_(&mut self) -> DSU__W { DSU__W { w: self } } #[doc = "Bit 2 - NVMCTRL APB Clock Enable"] #[inline(always)] pub fn nvmctrl_(&mut self) -> NVMCTRL__W { NVMCTRL__W { w: self } } #[doc = "Bit 3 - PORT APB Clock Enable"] #[inline(always)] pub fn port_(&mut self) -> PORT__W { PORT__W { w: self } } #[doc = "Bit 4 - DMAC APB Clock Enable"] #[inline(always)] pub fn dmac_(&mut self) -> DMAC__W { DMAC__W { w: self } } #[doc = "Bit 5 - USB APB Clock Enable"] #[inline(always)] pub fn usb_(&mut self) -> USB__W { USB__W { w: self } } #[doc = "Bit 6 - HMATRIX APB Clock Enable"] #[inline(always)] pub fn hmatrix_(&mut self) -> HMATRIX__W { HMATRIX__W { w: self } } }