1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
#[doc = "Reader of register INTENSET"]
pub type R = crate::R<u8, super::INTENSET>;
#[doc = "Writer for register INTENSET"]
pub type W = crate::W<u8, super::INTENSET>;
#[doc = "Register INTENSET `reset()`'s with value 0"]
impl crate::ResetValue for super::INTENSET {
type Type = u8;
#[inline(always)]
fn reset_value() -> Self::Type {
0
}
}
#[doc = "Reader of field `CMP0`"]
pub type CMP0_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `CMP0`"]
pub struct CMP0_W<'a> {
w: &'a mut W,
}
impl<'a> CMP0_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !0x01) | ((value as u8) & 0x01);
self.w
}
}
#[doc = "Reader of field `SYNCRDY`"]
pub type SYNCRDY_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `SYNCRDY`"]
pub struct SYNCRDY_W<'a> {
w: &'a mut W,
}
impl<'a> SYNCRDY_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u8) & 0x01) << 6);
self.w
}
}
#[doc = "Reader of field `OVF`"]
pub type OVF_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `OVF`"]
pub struct OVF_W<'a> {
w: &'a mut W,
}
impl<'a> OVF_W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u8) & 0x01) << 7);
self.w
}
}
impl R {
#[doc = "Bit 0 - Compare 0 Interrupt Enable"]
#[inline(always)]
pub fn cmp0(&self) -> CMP0_R {
CMP0_R::new((self.bits & 0x01) != 0)
}
#[doc = "Bit 6 - Synchronization Ready Interrupt Enable"]
#[inline(always)]
pub fn syncrdy(&self) -> SYNCRDY_R {
SYNCRDY_R::new(((self.bits >> 6) & 0x01) != 0)
}
#[doc = "Bit 7 - Overflow Interrupt Enable"]
#[inline(always)]
pub fn ovf(&self) -> OVF_R {
OVF_R::new(((self.bits >> 7) & 0x01) != 0)
}
}
impl W {
#[doc = "Bit 0 - Compare 0 Interrupt Enable"]
#[inline(always)]
pub fn cmp0(&mut self) -> CMP0_W {
CMP0_W { w: self }
}
#[doc = "Bit 6 - Synchronization Ready Interrupt Enable"]
#[inline(always)]
pub fn syncrdy(&mut self) -> SYNCRDY_W {
SYNCRDY_W { w: self }
}
#[doc = "Bit 7 - Overflow Interrupt Enable"]
#[inline(always)]
pub fn ovf(&mut self) -> OVF_W {
OVF_W { w: self }
}
}