[−][src]Type Definition atsam4sd32c_pac::pwm::ier2::W
type W = W<u32, IER2>;
Writer for register IER2
Implementations
impl W
[src]
pub fn wrdy(&mut self) -> WRDY_W<'_>
[src]
Bit 0 - Write Ready for Synchronous Channels Update Interrupt Enable
pub fn endtx(&mut self) -> ENDTX_W<'_>
[src]
Bit 1 - PDC End of TX Buffer Interrupt Enable
pub fn txbufe(&mut self) -> TXBUFE_W<'_>
[src]
Bit 2 - PDC TX Buffer Empty Interrupt Enable
pub fn unre(&mut self) -> UNRE_W<'_>
[src]
Bit 3 - Synchronous Channels Update Underrun Error Interrupt Enable
pub fn cmpm0(&mut self) -> CMPM0_W<'_>
[src]
Bit 8 - Comparison 0 Match Interrupt Enable
pub fn cmpm1(&mut self) -> CMPM1_W<'_>
[src]
Bit 9 - Comparison 1 Match Interrupt Enable
pub fn cmpm2(&mut self) -> CMPM2_W<'_>
[src]
Bit 10 - Comparison 2 Match Interrupt Enable
pub fn cmpm3(&mut self) -> CMPM3_W<'_>
[src]
Bit 11 - Comparison 3 Match Interrupt Enable
pub fn cmpm4(&mut self) -> CMPM4_W<'_>
[src]
Bit 12 - Comparison 4 Match Interrupt Enable
pub fn cmpm5(&mut self) -> CMPM5_W<'_>
[src]
Bit 13 - Comparison 5 Match Interrupt Enable
pub fn cmpm6(&mut self) -> CMPM6_W<'_>
[src]
Bit 14 - Comparison 6 Match Interrupt Enable
pub fn cmpm7(&mut self) -> CMPM7_W<'_>
[src]
Bit 15 - Comparison 7 Match Interrupt Enable
pub fn cmpu0(&mut self) -> CMPU0_W<'_>
[src]
Bit 16 - Comparison 0 Update Interrupt Enable
pub fn cmpu1(&mut self) -> CMPU1_W<'_>
[src]
Bit 17 - Comparison 1 Update Interrupt Enable
pub fn cmpu2(&mut self) -> CMPU2_W<'_>
[src]
Bit 18 - Comparison 2 Update Interrupt Enable
pub fn cmpu3(&mut self) -> CMPU3_W<'_>
[src]
Bit 19 - Comparison 3 Update Interrupt Enable
pub fn cmpu4(&mut self) -> CMPU4_W<'_>
[src]
Bit 20 - Comparison 4 Update Interrupt Enable
pub fn cmpu5(&mut self) -> CMPU5_W<'_>
[src]
Bit 21 - Comparison 5 Update Interrupt Enable
pub fn cmpu6(&mut self) -> CMPU6_W<'_>
[src]
Bit 22 - Comparison 6 Update Interrupt Enable
pub fn cmpu7(&mut self) -> CMPU7_W<'_>
[src]
Bit 23 - Comparison 7 Update Interrupt Enable