1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
#[doc = "Reader of register MR"] pub type R = crate::R<u32, super::MR>; #[doc = "Writer for register MR"] pub type W = crate::W<u32, super::MR>; #[doc = "Register MR `reset()`'s with value 0"] impl crate::ResetValue for super::MR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TRGEN`"] pub type TRGEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TRGEN`"] pub struct TRGEN_W<'a> { w: &'a mut W, } impl<'a> TRGEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `TRGSEL`"] pub type TRGSEL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `TRGSEL`"] pub struct TRGSEL_W<'a> { w: &'a mut W, } impl<'a> TRGSEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 1)) | (((value as u32) & 0x07) << 1); self.w } } #[doc = "Reader of field `DACEN`"] pub type DACEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DACEN`"] pub struct DACEN_W<'a> { w: &'a mut W, } impl<'a> DACEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `WORD`"] pub type WORD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WORD`"] pub struct WORD_W<'a> { w: &'a mut W, } impl<'a> WORD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `STARTUP`"] pub type STARTUP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `STARTUP`"] pub struct STARTUP_W<'a> { w: &'a mut W, } impl<'a> STARTUP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `CLKDIV`"] pub type CLKDIV_R = crate::R<u16, u16>; #[doc = "Write proxy for field `CLKDIV`"] pub struct CLKDIV_W<'a> { w: &'a mut W, } impl<'a> CLKDIV_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0xffff << 16)) | (((value as u32) & 0xffff) << 16); self.w } } impl R { #[doc = "Bit 0 - Trigger Enable"] #[inline(always)] pub fn trgen(&self) -> TRGEN_R { TRGEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 1:3 - Trigger Selection"] #[inline(always)] pub fn trgsel(&self) -> TRGSEL_R { TRGSEL_R::new(((self.bits >> 1) & 0x07) as u8) } #[doc = "Bit 4 - DAC Enable"] #[inline(always)] pub fn dacen(&self) -> DACEN_R { DACEN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - Word Transfer"] #[inline(always)] pub fn word(&self) -> WORD_R { WORD_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bits 8:15 - Startup Time Selection"] #[inline(always)] pub fn startup(&self) -> STARTUP_R { STARTUP_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bits 16:31 - Clock Divider for Internal Trigger"] #[inline(always)] pub fn clkdiv(&self) -> CLKDIV_R { CLKDIV_R::new(((self.bits >> 16) & 0xffff) as u16) } } impl W { #[doc = "Bit 0 - Trigger Enable"] #[inline(always)] pub fn trgen(&mut self) -> TRGEN_W { TRGEN_W { w: self } } #[doc = "Bits 1:3 - Trigger Selection"] #[inline(always)] pub fn trgsel(&mut self) -> TRGSEL_W { TRGSEL_W { w: self } } #[doc = "Bit 4 - DAC Enable"] #[inline(always)] pub fn dacen(&mut self) -> DACEN_W { DACEN_W { w: self } } #[doc = "Bit 5 - Word Transfer"] #[inline(always)] pub fn word(&mut self) -> WORD_W { WORD_W { w: self } } #[doc = "Bits 8:15 - Startup Time Selection"] #[inline(always)] pub fn startup(&mut self) -> STARTUP_W { STARTUP_W { w: self } } #[doc = "Bits 16:31 - Clock Divider for Internal Trigger"] #[inline(always)] pub fn clkdiv(&mut self) -> CLKDIV_W { CLKDIV_W { w: self } } }