SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked. 1 Exception masked.