Module cortex_a::regs::SPSR_EL1::I [−][src]
IRQ mask bit. The possible values of this bit are:
0 Exception not masked. 1 Exception masked.
Enums
Value | IRQ mask bit. The possible values of this bit are: |
Constants
CLEAR | |
Masked | |
SET | |
Unmasked |