Module cortex_a::regs::SPSR_EL1::A [−][src]
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked. 1 Exception masked.
Enums
Value | SError interrupt mask bit. The possible values of this bit are: |
Constants
CLEAR | |
Masked | |
SET | |
Unmasked |