1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
#[doc = "Register `R8_DVP_INT_FLAG` reader"]
pub struct R(crate::R<R8_DVP_INT_FLAG_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<R8_DVP_INT_FLAG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<R8_DVP_INT_FLAG_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<R8_DVP_INT_FLAG_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `R8_DVP_INT_FLAG` writer"]
pub struct W(crate::W<R8_DVP_INT_FLAG_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<R8_DVP_INT_FLAG_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<R8_DVP_INT_FLAG_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<R8_DVP_INT_FLAG_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RB_DVP_IF_STR_FRM` reader - interrupt flag for DVP frame start"]
pub type RB_DVP_IF_STR_FRM_R = crate::BitReader<bool>;
#[doc = "Field `RB_DVP_IF_STR_FRM` writer - interrupt flag for DVP frame start"]
pub type RB_DVP_IF_STR_FRM_W<'a, const O: u8> =
crate::BitWriter<'a, u32, R8_DVP_INT_FLAG_SPEC, bool, O>;
#[doc = "Field `RB_DVP_IF_ROW_DONE` reader - interrupt flag for DVP row receive done"]
pub type RB_DVP_IF_ROW_DONE_R = crate::BitReader<bool>;
#[doc = "Field `RB_DVP_IF_ROW_DONE` writer - interrupt flag for DVP row receive done"]
pub type RB_DVP_IF_ROW_DONE_W<'a, const O: u8> =
crate::BitWriter<'a, u32, R8_DVP_INT_FLAG_SPEC, bool, O>;
#[doc = "Field `RB_DVP_IF_FRM_DONE` reader - interrupt flag for DVP frame receive done"]
pub type RB_DVP_IF_FRM_DONE_R = crate::BitReader<bool>;
#[doc = "Field `RB_DVP_IF_FRM_DONE` writer - interrupt flag for DVP frame receive done"]
pub type RB_DVP_IF_FRM_DONE_W<'a, const O: u8> =
crate::BitWriter<'a, u32, R8_DVP_INT_FLAG_SPEC, bool, O>;
#[doc = "Field `RB_DVP_IF_FIFO_OV` reader - interrupt flag for DVP receive fifo overflow"]
pub type RB_DVP_IF_FIFO_OV_R = crate::BitReader<bool>;
#[doc = "Field `RB_DVP_IF_FIFO_OV` writer - interrupt flag for DVP receive fifo overflow"]
pub type RB_DVP_IF_FIFO_OV_W<'a, const O: u8> =
crate::BitWriter<'a, u32, R8_DVP_INT_FLAG_SPEC, bool, O>;
#[doc = "Field `RB_DVP_IF_STP_FRM` reader - interrupt flag for DVP frame stop"]
pub type RB_DVP_IF_STP_FRM_R = crate::BitReader<bool>;
#[doc = "Field `RB_DVP_IF_STP_FRM` writer - interrupt flag for DVP frame stop"]
pub type RB_DVP_IF_STP_FRM_W<'a, const O: u8> =
crate::BitWriter<'a, u32, R8_DVP_INT_FLAG_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - interrupt flag for DVP frame start"]
#[inline(always)]
pub fn rb_dvp_if_str_frm(&self) -> RB_DVP_IF_STR_FRM_R {
RB_DVP_IF_STR_FRM_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - interrupt flag for DVP row receive done"]
#[inline(always)]
pub fn rb_dvp_if_row_done(&self) -> RB_DVP_IF_ROW_DONE_R {
RB_DVP_IF_ROW_DONE_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - interrupt flag for DVP frame receive done"]
#[inline(always)]
pub fn rb_dvp_if_frm_done(&self) -> RB_DVP_IF_FRM_DONE_R {
RB_DVP_IF_FRM_DONE_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - interrupt flag for DVP receive fifo overflow"]
#[inline(always)]
pub fn rb_dvp_if_fifo_ov(&self) -> RB_DVP_IF_FIFO_OV_R {
RB_DVP_IF_FIFO_OV_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - interrupt flag for DVP frame stop"]
#[inline(always)]
pub fn rb_dvp_if_stp_frm(&self) -> RB_DVP_IF_STP_FRM_R {
RB_DVP_IF_STP_FRM_R::new(((self.bits >> 4) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - interrupt flag for DVP frame start"]
#[inline(always)]
pub fn rb_dvp_if_str_frm(&mut self) -> RB_DVP_IF_STR_FRM_W<0> {
RB_DVP_IF_STR_FRM_W::new(self)
}
#[doc = "Bit 1 - interrupt flag for DVP row receive done"]
#[inline(always)]
pub fn rb_dvp_if_row_done(&mut self) -> RB_DVP_IF_ROW_DONE_W<1> {
RB_DVP_IF_ROW_DONE_W::new(self)
}
#[doc = "Bit 2 - interrupt flag for DVP frame receive done"]
#[inline(always)]
pub fn rb_dvp_if_frm_done(&mut self) -> RB_DVP_IF_FRM_DONE_W<2> {
RB_DVP_IF_FRM_DONE_W::new(self)
}
#[doc = "Bit 3 - interrupt flag for DVP receive fifo overflow"]
#[inline(always)]
pub fn rb_dvp_if_fifo_ov(&mut self) -> RB_DVP_IF_FIFO_OV_W<3> {
RB_DVP_IF_FIFO_OV_W::new(self)
}
#[doc = "Bit 4 - interrupt flag for DVP frame stop"]
#[inline(always)]
pub fn rb_dvp_if_stp_frm(&mut self) -> RB_DVP_IF_STP_FRM_W<4> {
RB_DVP_IF_STP_FRM_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "DVP interrupt flag register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [r8_dvp_int_flag](index.html) module"]
pub struct R8_DVP_INT_FLAG_SPEC;
impl crate::RegisterSpec for R8_DVP_INT_FLAG_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [r8_dvp_int_flag::R](R) reader structure"]
impl crate::Readable for R8_DVP_INT_FLAG_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [r8_dvp_int_flag::W](W) writer structure"]
impl crate::Writable for R8_DVP_INT_FLAG_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets R8_DVP_INT_FLAG to value 0"]
impl crate::Resettable for R8_DVP_INT_FLAG_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}