1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
#[doc = "Register `R8_USB_CTRL` reader"]
pub struct R(crate::R<R8_USB_CTRL_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<R8_USB_CTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<R8_USB_CTRL_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<R8_USB_CTRL_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `R8_USB_CTRL` writer"]
pub struct W(crate::W<R8_USB_CTRL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<R8_USB_CTRL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<R8_USB_CTRL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<R8_USB_CTRL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RB_USB_DMA_EN` reader - DMA enable and DMA interrupt enable for USB"]
pub type RB_USB_DMA_EN_R = crate::BitReader<bool>;
#[doc = "Field `RB_USB_DMA_EN` writer - DMA enable and DMA interrupt enable for USB"]
pub type RB_USB_DMA_EN_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
#[doc = "Field `RB_USB_CLR_ALL` reader - force clear FIFO and count of USB"]
pub type RB_USB_CLR_ALL_R = crate::BitReader<bool>;
#[doc = "Field `RB_USB_CLR_ALL` writer - force clear FIFO and count of USB"]
pub type RB_USB_CLR_ALL_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
#[doc = "Field `RB_USB_RESET_SIE` reader - force reset USB SIE, need software clear"]
pub type RB_USB_RESET_SIE_R = crate::BitReader<bool>;
#[doc = "Field `RB_USB_RESET_SIE` writer - force reset USB SIE, need software clear"]
pub type RB_USB_RESET_SIE_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
#[doc = "Field `RB_USB_INT_BUSY` reader - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid"]
pub type RB_USB_INT_BUSY_R = crate::BitReader<bool>;
#[doc = "Field `RB_USB_INT_BUSY` writer - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid"]
pub type RB_USB_INT_BUSY_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
#[doc = "Field `RB_DEV_PU_EN` reader - USB device enable and internal pullup resistance enable"]
pub type RB_DEV_PU_EN_R = crate::BitReader<bool>;
#[doc = "Field `RB_DEV_PU_EN` writer - USB device enable and internal pullup resistance enable"]
pub type RB_DEV_PU_EN_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
#[doc = "Field `RB_USB_SPTP_MASK` reader - enable USB low speed"]
pub type RB_USB_SPTP_MASK_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RB_USB_SPTP_MASK` writer - enable USB low speed"]
pub type RB_USB_SPTP_MASK_W<'a, const O: u8> =
crate::FieldWriter<'a, u8, R8_USB_CTRL_SPEC, u8, u8, 2, O>;
#[doc = "Field `RB_USB_MODE` reader - enable USB host mode: 0=device mode, 1=host mode"]
pub type RB_USB_MODE_R = crate::BitReader<bool>;
#[doc = "Field `RB_USB_MODE` writer - enable USB host mode: 0=device mode, 1=host mode"]
pub type RB_USB_MODE_W<'a, const O: u8> = crate::BitWriter<'a, u8, R8_USB_CTRL_SPEC, bool, O>;
impl R {
#[doc = "Bit 0 - DMA enable and DMA interrupt enable for USB"]
#[inline(always)]
pub fn rb_usb_dma_en(&self) -> RB_USB_DMA_EN_R {
RB_USB_DMA_EN_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - force clear FIFO and count of USB"]
#[inline(always)]
pub fn rb_usb_clr_all(&self) -> RB_USB_CLR_ALL_R {
RB_USB_CLR_ALL_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - force reset USB SIE, need software clear"]
#[inline(always)]
pub fn rb_usb_reset_sie(&self) -> RB_USB_RESET_SIE_R {
RB_USB_RESET_SIE_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid"]
#[inline(always)]
pub fn rb_usb_int_busy(&self) -> RB_USB_INT_BUSY_R {
RB_USB_INT_BUSY_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - USB device enable and internal pullup resistance enable"]
#[inline(always)]
pub fn rb_dev_pu_en(&self) -> RB_DEV_PU_EN_R {
RB_DEV_PU_EN_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bits 5:6 - enable USB low speed"]
#[inline(always)]
pub fn rb_usb_sptp_mask(&self) -> RB_USB_SPTP_MASK_R {
RB_USB_SPTP_MASK_R::new(((self.bits >> 5) & 3) as u8)
}
#[doc = "Bit 7 - enable USB host mode: 0=device mode, 1=host mode"]
#[inline(always)]
pub fn rb_usb_mode(&self) -> RB_USB_MODE_R {
RB_USB_MODE_R::new(((self.bits >> 7) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - DMA enable and DMA interrupt enable for USB"]
#[inline(always)]
pub fn rb_usb_dma_en(&mut self) -> RB_USB_DMA_EN_W<0> {
RB_USB_DMA_EN_W::new(self)
}
#[doc = "Bit 1 - force clear FIFO and count of USB"]
#[inline(always)]
pub fn rb_usb_clr_all(&mut self) -> RB_USB_CLR_ALL_W<1> {
RB_USB_CLR_ALL_W::new(self)
}
#[doc = "Bit 2 - force reset USB SIE, need software clear"]
#[inline(always)]
pub fn rb_usb_reset_sie(&mut self) -> RB_USB_RESET_SIE_W<2> {
RB_USB_RESET_SIE_W::new(self)
}
#[doc = "Bit 3 - enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid"]
#[inline(always)]
pub fn rb_usb_int_busy(&mut self) -> RB_USB_INT_BUSY_W<3> {
RB_USB_INT_BUSY_W::new(self)
}
#[doc = "Bit 4 - USB device enable and internal pullup resistance enable"]
#[inline(always)]
pub fn rb_dev_pu_en(&mut self) -> RB_DEV_PU_EN_W<4> {
RB_DEV_PU_EN_W::new(self)
}
#[doc = "Bits 5:6 - enable USB low speed"]
#[inline(always)]
pub fn rb_usb_sptp_mask(&mut self) -> RB_USB_SPTP_MASK_W<5> {
RB_USB_SPTP_MASK_W::new(self)
}
#[doc = "Bit 7 - enable USB host mode: 0=device mode, 1=host mode"]
#[inline(always)]
pub fn rb_usb_mode(&mut self) -> RB_USB_MODE_W<7> {
RB_USB_MODE_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "USB base control\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [r8_usb_ctrl](index.html) module"]
pub struct R8_USB_CTRL_SPEC;
impl crate::RegisterSpec for R8_USB_CTRL_SPEC {
type Ux = u8;
}
#[doc = "`read()` method returns [r8_usb_ctrl::R](R) reader structure"]
impl crate::Readable for R8_USB_CTRL_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [r8_usb_ctrl::W](W) writer structure"]
impl crate::Writable for R8_USB_CTRL_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets R8_USB_CTRL to value 0x06"]
impl crate::Resettable for R8_USB_CTRL_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x06
}
}