1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
#[doc = "Reader of register PC4_SEL"] pub type R = crate::R<u32, super::PC4_SEL>; #[doc = "Writer for register PC4_SEL"] pub type W = crate::W<u32, super::PC4_SEL>; #[doc = "Register PC4_SEL `reset()`'s with value 0"] impl crate::ResetValue for super::PC4_SEL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `Reserved32`"] pub type RESERVED32_R = crate::R<u32, u32>; #[doc = "Write proxy for field `Reserved32`"] pub struct RESERVED32_W<'a> { w: &'a mut W, } impl<'a> RESERVED32_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07ff_ffff << 5)) | (((value as u32) & 0x07ff_ffff) << 5); self.w } } #[doc = "Reader of field `PC4_sel`"] pub type PC4_SEL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `PC4_sel`"] pub struct PC4_SEL_W<'a> { w: &'a mut W, } impl<'a> PC4_SEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f); self.w } } impl R { #[doc = "Bits 5:31 - 31:5\\] Reserved"] #[inline(always)] pub fn reserved32(&self) -> RESERVED32_R { RESERVED32_R::new(((self.bits >> 5) & 0x07ff_ffff) as u32) } #[doc = "Bits 0:4 - 4:0\\] Select one peripheral signal output for PC4."] #[inline(always)] pub fn pc4_sel(&self) -> PC4_SEL_R { PC4_SEL_R::new((self.bits & 0x1f) as u8) } } impl W { #[doc = "Bits 5:31 - 31:5\\] Reserved"] #[inline(always)] pub fn reserved32(&mut self) -> RESERVED32_W { RESERVED32_W { w: self } } #[doc = "Bits 0:4 - 4:0\\] Select one peripheral signal output for PC4."] #[inline(always)] pub fn pc4_sel(&mut self) -> PC4_SEL_W { PC4_SEL_W { w: self } } }