Module l1 

In-process L1 cache backed by moka with per-entry TTL.

Structs

L1Cache

In-process LRU cache with per-entry TTL, backed by moka.

Enums

L1SwrRead

Outcome of an SWR-aware L1 read — see L1Cache::get_with_swr.