1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
#[derive(Debug, PartialEq, Eq, PartialOrd, Ord, Hash, Clone, Copy)]
#[repr(u8)]
pub enum Address {
SdoGnd = 0x76,
SdoVddio = 0x77,
}
#[derive(Debug)]
pub struct Bme280Bus<I2C> {
address: u8,
bus: I2C,
}
impl<I2C, E> Bme280Bus<I2C>
where
I2C: embedded_hal::blocking::i2c::Write<Error = E>
+ embedded_hal::blocking::i2c::WriteRead<Error = E>,
{
#[inline]
pub fn new(bus: I2C, address: Address) -> Self {
Self {
bus,
address: address as u8,
}
}
#[inline]
pub fn free(self) -> I2C {
self.bus
}
}
impl<I2C, E> crate::Bme280Bus for Bme280Bus<I2C>
where
I2C: embedded_hal::blocking::i2c::Write<Error = E>
+ embedded_hal::blocking::i2c::WriteRead<Error = E>,
{
type Error = E;
fn read_regs(&mut self, reg: u8, buf: &mut [u8]) -> Result<(), Self::Error> {
self.bus.write_read(self.address, &[reg], buf)
}
fn write_reg(&mut self, reg: u8, data: u8) -> Result<(), Self::Error> {
self.bus.write(self.address, &[reg, data])
}
}