1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174
#[doc = "Register `CLKSEL` reader"] pub struct R(crate::R<CLKSEL_SPEC>); impl core::ops::Deref for R { type Target = crate::R<CLKSEL_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::convert::From<crate::R<CLKSEL_SPEC>> for R { fn from(reader: crate::R<CLKSEL_SPEC>) -> Self { R(reader) } } #[doc = "Register `CLKSEL` writer"] pub struct W(crate::W<CLKSEL_SPEC>); impl core::ops::Deref for W { type Target = crate::W<CLKSEL_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<CLKSEL_SPEC>> for W { fn from(writer: crate::W<CLKSEL_SPEC>) -> Self { W(writer) } } #[doc = "Clock Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum CLKSEL_A { #[doc = "0: Internal 32kHz OSC"] INT32K = 0, #[doc = "1: Internal 1kHz OSC"] INT1K = 1, #[doc = "2: 32KHz Crystal OSC"] TOSC32K = 2, #[doc = "3: External Clock"] EXTCLK = 3, } impl From<CLKSEL_A> for u8 { #[inline(always)] fn from(variant: CLKSEL_A) -> Self { variant as _ } } #[doc = "Field `CLKSEL` reader - Clock Select"] pub struct CLKSEL_R(crate::FieldReader<u8, CLKSEL_A>); impl CLKSEL_R { pub(crate) fn new(bits: u8) -> Self { CLKSEL_R(crate::FieldReader::new(bits)) } #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> CLKSEL_A { match self.bits { 0 => CLKSEL_A::INT32K, 1 => CLKSEL_A::INT1K, 2 => CLKSEL_A::TOSC32K, 3 => CLKSEL_A::EXTCLK, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `INT32K`"] #[inline(always)] pub fn is_int32k(&self) -> bool { **self == CLKSEL_A::INT32K } #[doc = "Checks if the value of the field is `INT1K`"] #[inline(always)] pub fn is_int1k(&self) -> bool { **self == CLKSEL_A::INT1K } #[doc = "Checks if the value of the field is `TOSC32K`"] #[inline(always)] pub fn is_tosc32k(&self) -> bool { **self == CLKSEL_A::TOSC32K } #[doc = "Checks if the value of the field is `EXTCLK`"] #[inline(always)] pub fn is_extclk(&self) -> bool { **self == CLKSEL_A::EXTCLK } } impl core::ops::Deref for CLKSEL_R { type Target = crate::FieldReader<u8, CLKSEL_A>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `CLKSEL` writer - Clock Select"] pub struct CLKSEL_W<'a> { w: &'a mut W, } impl<'a> CLKSEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CLKSEL_A) -> &'a mut W { self.bits(variant.into()) } #[doc = "Internal 32kHz OSC"] #[inline(always)] pub fn int32k(self) -> &'a mut W { self.variant(CLKSEL_A::INT32K) } #[doc = "Internal 1kHz OSC"] #[inline(always)] pub fn int1k(self) -> &'a mut W { self.variant(CLKSEL_A::INT1K) } #[doc = "32KHz Crystal OSC"] #[inline(always)] pub fn tosc32k(self) -> &'a mut W { self.variant(CLKSEL_A::TOSC32K) } #[doc = "External Clock"] #[inline(always)] pub fn extclk(self) -> &'a mut W { self.variant(CLKSEL_A::EXTCLK) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u8) & 0x03); self.w } } impl R { #[doc = "Bits 0:1 - Clock Select"] #[inline(always)] pub fn clksel(&self) -> CLKSEL_R { CLKSEL_R::new((self.bits & 0x03) as u8) } } impl W { #[doc = "Bits 0:1 - Clock Select"] #[inline(always)] pub fn clksel(&mut self) -> CLKSEL_W { CLKSEL_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u8) -> &mut Self { self.0.bits(bits); self } } #[doc = "Clock Select\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [clksel](index.html) module"] pub struct CLKSEL_SPEC; impl crate::RegisterSpec for CLKSEL_SPEC { type Ux = u8; } #[doc = "`read()` method returns [clksel::R](R) reader structure"] impl crate::Readable for CLKSEL_SPEC { type Reader = R; } #[doc = "`write(|w| ..)` method takes [clksel::W](W) writer structure"] impl crate::Writable for CLKSEL_SPEC { type Writer = W; } #[doc = "`reset()` method sets CLKSEL to value 0"] impl crate::Resettable for CLKSEL_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }