1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411
#[doc = "Register `ADMUX` reader"] pub struct R(crate::R<ADMUX_SPEC>); impl core::ops::Deref for R { type Target = crate::R<ADMUX_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::convert::From<crate::R<ADMUX_SPEC>> for R { fn from(reader: crate::R<ADMUX_SPEC>) -> Self { R(reader) } } #[doc = "Register `ADMUX` writer"] pub struct W(crate::W<ADMUX_SPEC>); impl core::ops::Deref for W { type Target = crate::W<ADMUX_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<ADMUX_SPEC>> for W { fn from(writer: crate::W<ADMUX_SPEC>) -> Self { W(writer) } } #[doc = "Analog Channel Selection Bits\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum MUX_A { #[doc = "0: ADC Single Ended Input pin 0"] ADC0 = 0, #[doc = "1: ADC Single Ended Input pin 1"] ADC1 = 1, #[doc = "2: ADC Single Ended Input pin 2"] ADC2 = 2, #[doc = "3: ADC Single Ended Input pin 3"] ADC3 = 3, #[doc = "4: ADC Single Ended Input pin 4"] ADC4 = 4, #[doc = "5: ADC Single Ended Input pin 5"] ADC5 = 5, #[doc = "6: ADC Single Ended Input pin 6"] ADC6 = 6, #[doc = "7: ADC Single Ended Input pin 7"] ADC7 = 7, #[doc = "8: Temperature sensor"] TEMPSENS = 8, #[doc = "14: Internal Reference (VBG)"] ADC_VBG = 14, #[doc = "15: 0V (GND)"] ADC_GND = 15, } impl From<MUX_A> for u8 { #[inline(always)] fn from(variant: MUX_A) -> Self { variant as _ } } #[doc = "Field `MUX` reader - Analog Channel Selection Bits"] pub struct MUX_R(crate::FieldReader<u8, MUX_A>); impl MUX_R { pub(crate) fn new(bits: u8) -> Self { MUX_R(crate::FieldReader::new(bits)) } #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, MUX_A> { use crate::Variant::*; match self.bits { 0 => Val(MUX_A::ADC0), 1 => Val(MUX_A::ADC1), 2 => Val(MUX_A::ADC2), 3 => Val(MUX_A::ADC3), 4 => Val(MUX_A::ADC4), 5 => Val(MUX_A::ADC5), 6 => Val(MUX_A::ADC6), 7 => Val(MUX_A::ADC7), 8 => Val(MUX_A::TEMPSENS), 14 => Val(MUX_A::ADC_VBG), 15 => Val(MUX_A::ADC_GND), i => Res(i), } } #[doc = "Checks if the value of the field is `ADC0`"] #[inline(always)] pub fn is_adc0(&self) -> bool { **self == MUX_A::ADC0 } #[doc = "Checks if the value of the field is `ADC1`"] #[inline(always)] pub fn is_adc1(&self) -> bool { **self == MUX_A::ADC1 } #[doc = "Checks if the value of the field is `ADC2`"] #[inline(always)] pub fn is_adc2(&self) -> bool { **self == MUX_A::ADC2 } #[doc = "Checks if the value of the field is `ADC3`"] #[inline(always)] pub fn is_adc3(&self) -> bool { **self == MUX_A::ADC3 } #[doc = "Checks if the value of the field is `ADC4`"] #[inline(always)] pub fn is_adc4(&self) -> bool { **self == MUX_A::ADC4 } #[doc = "Checks if the value of the field is `ADC5`"] #[inline(always)] pub fn is_adc5(&self) -> bool { **self == MUX_A::ADC5 } #[doc = "Checks if the value of the field is `ADC6`"] #[inline(always)] pub fn is_adc6(&self) -> bool { **self == MUX_A::ADC6 } #[doc = "Checks if the value of the field is `ADC7`"] #[inline(always)] pub fn is_adc7(&self) -> bool { **self == MUX_A::ADC7 } #[doc = "Checks if the value of the field is `TEMPSENS`"] #[inline(always)] pub fn is_tempsens(&self) -> bool { **self == MUX_A::TEMPSENS } #[doc = "Checks if the value of the field is `ADC_VBG`"] #[inline(always)] pub fn is_adc_vbg(&self) -> bool { **self == MUX_A::ADC_VBG } #[doc = "Checks if the value of the field is `ADC_GND`"] #[inline(always)] pub fn is_adc_gnd(&self) -> bool { **self == MUX_A::ADC_GND } } impl core::ops::Deref for MUX_R { type Target = crate::FieldReader<u8, MUX_A>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `MUX` writer - Analog Channel Selection Bits"] pub struct MUX_W<'a> { w: &'a mut W, } impl<'a> MUX_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MUX_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "ADC Single Ended Input pin 0"] #[inline(always)] pub fn adc0(self) -> &'a mut W { self.variant(MUX_A::ADC0) } #[doc = "ADC Single Ended Input pin 1"] #[inline(always)] pub fn adc1(self) -> &'a mut W { self.variant(MUX_A::ADC1) } #[doc = "ADC Single Ended Input pin 2"] #[inline(always)] pub fn adc2(self) -> &'a mut W { self.variant(MUX_A::ADC2) } #[doc = "ADC Single Ended Input pin 3"] #[inline(always)] pub fn adc3(self) -> &'a mut W { self.variant(MUX_A::ADC3) } #[doc = "ADC Single Ended Input pin 4"] #[inline(always)] pub fn adc4(self) -> &'a mut W { self.variant(MUX_A::ADC4) } #[doc = "ADC Single Ended Input pin 5"] #[inline(always)] pub fn adc5(self) -> &'a mut W { self.variant(MUX_A::ADC5) } #[doc = "ADC Single Ended Input pin 6"] #[inline(always)] pub fn adc6(self) -> &'a mut W { self.variant(MUX_A::ADC6) } #[doc = "ADC Single Ended Input pin 7"] #[inline(always)] pub fn adc7(self) -> &'a mut W { self.variant(MUX_A::ADC7) } #[doc = "Temperature sensor"] #[inline(always)] pub fn tempsens(self) -> &'a mut W { self.variant(MUX_A::TEMPSENS) } #[doc = "Internal Reference (VBG)"] #[inline(always)] pub fn adc_vbg(self) -> &'a mut W { self.variant(MUX_A::ADC_VBG) } #[doc = "0V (GND)"] #[inline(always)] pub fn adc_gnd(self) -> &'a mut W { self.variant(MUX_A::ADC_GND) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u8) & 0x0f); self.w } } #[doc = "Field `ADLAR` reader - Left Adjust Result"] pub struct ADLAR_R(crate::FieldReader<bool, bool>); impl ADLAR_R { pub(crate) fn new(bits: bool) -> Self { ADLAR_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for ADLAR_R { type Target = crate::FieldReader<bool, bool>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `ADLAR` writer - Left Adjust Result"] pub struct ADLAR_W<'a> { w: &'a mut W, } impl<'a> ADLAR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u8) & 0x01) << 5); self.w } } #[doc = "Reference Selection Bits\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum REFS_A { #[doc = "0: Aref Internal Vref turned off"] AREF = 0, #[doc = "1: AVcc with external capacitor at AREF pin"] AVCC = 1, #[doc = "3: Internal 1.1V Voltage Reference with external capacitor at AREF pin"] INTERNAL = 3, } impl From<REFS_A> for u8 { #[inline(always)] fn from(variant: REFS_A) -> Self { variant as _ } } #[doc = "Field `REFS` reader - Reference Selection Bits"] pub struct REFS_R(crate::FieldReader<u8, REFS_A>); impl REFS_R { pub(crate) fn new(bits: u8) -> Self { REFS_R(crate::FieldReader::new(bits)) } #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, REFS_A> { use crate::Variant::*; match self.bits { 0 => Val(REFS_A::AREF), 1 => Val(REFS_A::AVCC), 3 => Val(REFS_A::INTERNAL), i => Res(i), } } #[doc = "Checks if the value of the field is `AREF`"] #[inline(always)] pub fn is_aref(&self) -> bool { **self == REFS_A::AREF } #[doc = "Checks if the value of the field is `AVCC`"] #[inline(always)] pub fn is_avcc(&self) -> bool { **self == REFS_A::AVCC } #[doc = "Checks if the value of the field is `INTERNAL`"] #[inline(always)] pub fn is_internal(&self) -> bool { **self == REFS_A::INTERNAL } } impl core::ops::Deref for REFS_R { type Target = crate::FieldReader<u8, REFS_A>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `REFS` writer - Reference Selection Bits"] pub struct REFS_W<'a> { w: &'a mut W, } impl<'a> REFS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: REFS_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Aref Internal Vref turned off"] #[inline(always)] pub fn aref(self) -> &'a mut W { self.variant(REFS_A::AREF) } #[doc = "AVcc with external capacitor at AREF pin"] #[inline(always)] pub fn avcc(self) -> &'a mut W { self.variant(REFS_A::AVCC) } #[doc = "Internal 1.1V Voltage Reference with external capacitor at AREF pin"] #[inline(always)] pub fn internal(self) -> &'a mut W { self.variant(REFS_A::INTERNAL) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u8) & 0x03) << 6); self.w } } impl R { #[doc = "Bits 0:3 - Analog Channel Selection Bits"] #[inline(always)] pub fn mux(&self) -> MUX_R { MUX_R::new((self.bits & 0x0f) as u8) } #[doc = "Bit 5 - Left Adjust Result"] #[inline(always)] pub fn adlar(&self) -> ADLAR_R { ADLAR_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bits 6:7 - Reference Selection Bits"] #[inline(always)] pub fn refs(&self) -> REFS_R { REFS_R::new(((self.bits >> 6) & 0x03) as u8) } } impl W { #[doc = "Bits 0:3 - Analog Channel Selection Bits"] #[inline(always)] pub fn mux(&mut self) -> MUX_W { MUX_W { w: self } } #[doc = "Bit 5 - Left Adjust Result"] #[inline(always)] pub fn adlar(&mut self) -> ADLAR_W { ADLAR_W { w: self } } #[doc = "Bits 6:7 - Reference Selection Bits"] #[inline(always)] pub fn refs(&mut self) -> REFS_W { REFS_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u8) -> &mut Self { self.0.bits(bits); self } } #[doc = "The ADC multiplexer Selection Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [admux](index.html) module"] pub struct ADMUX_SPEC; impl crate::RegisterSpec for ADMUX_SPEC { type Ux = u8; } #[doc = "`read()` method returns [admux::R](R) reader structure"] impl crate::Readable for ADMUX_SPEC { type Reader = R; } #[doc = "`write(|w| ..)` method takes [admux::W](W) writer structure"] impl crate::Writable for ADMUX_SPEC { type Writer = W; } #[doc = "`reset()` method sets ADMUX to value 0"] impl crate::Resettable for ADMUX_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }