1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124
#[doc = "Register `TCCR5C` writer"] pub struct W(crate::W<TCCR5C_SPEC>); impl core::ops::Deref for W { type Target = crate::W<TCCR5C_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<TCCR5C_SPEC>> for W { fn from(writer: crate::W<TCCR5C_SPEC>) -> Self { W(writer) } } #[doc = "Field `FOC5C` writer - Force Output Compare 5C"] pub struct FOC5C_W<'a> { w: &'a mut W, } impl<'a> FOC5C_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u8) & 0x01) << 5); self.w } } #[doc = "Field `FOC5B` writer - Force Output Compare 5B"] pub struct FOC5B_W<'a> { w: &'a mut W, } impl<'a> FOC5B_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u8) & 0x01) << 6); self.w } } #[doc = "Field `FOC5A` writer - Force Output Compare 5A"] pub struct FOC5A_W<'a> { w: &'a mut W, } impl<'a> FOC5A_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u8) & 0x01) << 7); self.w } } impl W { #[doc = "Bit 5 - Force Output Compare 5C"] #[inline(always)] pub fn foc5c(&mut self) -> FOC5C_W { FOC5C_W { w: self } } #[doc = "Bit 6 - Force Output Compare 5B"] #[inline(always)] pub fn foc5b(&mut self) -> FOC5B_W { FOC5B_W { w: self } } #[doc = "Bit 7 - Force Output Compare 5A"] #[inline(always)] pub fn foc5a(&mut self) -> FOC5A_W { FOC5A_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u8) -> &mut Self { self.0.bits(bits); self } } #[doc = "Timer/Counter 5 Control Register C\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [tccr5c](index.html) module"] pub struct TCCR5C_SPEC; impl crate::RegisterSpec for TCCR5C_SPEC { type Ux = u8; } #[doc = "`write(|w| ..)` method takes [tccr5c::W](W) writer structure"] impl crate::Writable for TCCR5C_SPEC { type Writer = W; } #[doc = "`reset()` method sets TCCR5C to value 0"] impl crate::Resettable for TCCR5C_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }