Docs.rs
autd3-firmware-emulator-23.0.0
autd3-firmware-emulator 23.0.0
Docs.rs crate page
MIT
Links
Repository
crates.io
Source
Owners
s5suzuki
Dependencies
autd3-driver ^23.0.0
normal
num-integer ^0.1.45
normal
thiserror ^1.0.40
normal
time ^0.3.23
normal
anyhow ^1.0.79
dev
autd3-derive ^23.0.0
dev
itertools ^0.12.0
dev
rand ^0.8.5
dev
rstest ^0.18.2
dev
time ^0.3.23
dev
Versions
0%
of the crate is documented
Go to latest version
Platform
i686-pc-windows-msvc
i686-unknown-linux-gnu
x86_64-apple-darwin
x86_64-pc-windows-msvc
x86_64-unknown-linux-gnu
Feature flags
docs.rs
About docs.rs
Badges
Builds
Metadata
Shorthand URLs
Download
Rustdoc JSON
Build queue
Privacy policy
Rust
Rust website
The Book
Standard Library API Reference
Rust by Example
The Cargo Guide
Clippy Documentation
autd3_firmware_emulator
23.0.0
Module params
Constants
In autd3_firmware_emulator::cpu
Module
autd3_firmware_emulator
::
cpu
::
params
Copy item path
source
·
[
−
]
Constants
§
ADDR_CTL_FLAG
ADDR_DEBUG_TYPE0
ADDR_DEBUG_TYPE1
ADDR_DEBUG_TYPE2
ADDR_DEBUG_TYPE3
ADDR_DEBUG_VALUE0
ADDR_DEBUG_VALUE1
ADDR_DEBUG_VALUE2
ADDR_DEBUG_VALUE3
ADDR_ECAT_SYNC_TIME_0
ADDR_ECAT_SYNC_TIME_1
ADDR_ECAT_SYNC_TIME_2
ADDR_ECAT_SYNC_TIME_3
ADDR_FPGA_STATE
ADDR_MOD_CYCLE0
ADDR_MOD_CYCLE1
ADDR_MOD_FREQ_DIV0_0
ADDR_MOD_FREQ_DIV0_1
ADDR_MOD_FREQ_DIV1_0
ADDR_MOD_FREQ_DIV1_1
ADDR_MOD_MEM_WR_SEGMENT
ADDR_MOD_REP0_0
ADDR_MOD_REP0_1
ADDR_MOD_REP1_0
ADDR_MOD_REP1_1
ADDR_MOD_REQ_RD_SEGMENT
ADDR_MOD_TRANSITION_MODE
ADDR_MOD_TRANSITION_VALUE_0
ADDR_MOD_TRANSITION_VALUE_1
ADDR_MOD_TRANSITION_VALUE_2
ADDR_MOD_TRANSITION_VALUE_3
ADDR_PULSE_WIDTH_ENCODER_FULL_WIDTH_START
ADDR_PULSE_WIDTH_ENCODER_TABLE_WR_PAGE
ADDR_SILENCER_COMPLETION_STEPS_INTENSITY
ADDR_SILENCER_COMPLETION_STEPS_PHASE
ADDR_SILENCER_MODE
ADDR_SILENCER_UPDATE_RATE_INTENSITY
ADDR_SILENCER_UPDATE_RATE_PHASE
ADDR_STM_CYCLE0
ADDR_STM_CYCLE1
ADDR_STM_FREQ_DIV0_0
ADDR_STM_FREQ_DIV0_1
ADDR_STM_FREQ_DIV1_0
ADDR_STM_FREQ_DIV1_1
ADDR_STM_MEM_WR_PAGE
ADDR_STM_MEM_WR_SEGMENT
ADDR_STM_MODE0
ADDR_STM_MODE1
ADDR_STM_REP0_0
ADDR_STM_REP0_1
ADDR_STM_REP1_0
ADDR_STM_REP1_1
ADDR_STM_REQ_RD_SEGMENT
ADDR_STM_SOUND_SPEED0_0
ADDR_STM_SOUND_SPEED0_1
ADDR_STM_SOUND_SPEED1_0
ADDR_STM_SOUND_SPEED1_1
ADDR_STM_TRANSITION_MODE
ADDR_STM_TRANSITION_VALUE_0
ADDR_STM_TRANSITION_VALUE_1
ADDR_STM_TRANSITION_VALUE_2
ADDR_STM_TRANSITION_VALUE_3
ADDR_VERSION_NUM_MAJOR
ADDR_VERSION_NUM_MINOR
BRAM_CNT_SELECT_CLOCK
BRAM_CNT_SEL_FILTER
BRAM_CNT_SEL_MAIN
BRAM_SELECT_CONTROLLER
BRAM_SELECT_DUTY_TABLE
BRAM_SELECT_MOD
BRAM_SELECT_STM
CLK_FLAG_BEGIN
CLK_FLAG_END
CPU_VERSION_MAJOR
CPU_VERSION_MINOR
CTL_FLAG_BIT_GPIO_IN_0
CTL_FLAG_BIT_GPIO_IN_1
CTL_FLAG_BIT_GPIO_IN_2
CTL_FLAG_BIT_GPIO_IN_3
CTL_FLAG_DEBUG_SET
CTL_FLAG_DEBUG_SET_BIT
CTL_FLAG_FORCE_FAN
CTL_FLAG_FORCE_FAN_BIT
CTL_FLAG_GPIO_IN_0
CTL_FLAG_GPIO_IN_1
CTL_FLAG_GPIO_IN_2
CTL_FLAG_GPIO_IN_3
CTL_FLAG_MOD_SET
CTL_FLAG_MOD_SET_BIT
CTL_FLAG_PULSE_WIDTH_ENCODER_SET
CTL_FLAG_PULSE_WIDTH_ENCODER_SET_BIT
CTL_FLAG_SILENCER_SET
CTL_FLAG_SILENCER_SET_BIT
CTL_FLAG_STM_SET
CTL_FLAG_STM_SET_BIT
CTL_FLAG_SYNC_SET
CTL_FLAG_SYNC_SET_BIT
ERR_BIT
ERR_CLK_INCOMPLETE_DATA
ERR_INVALID_GAIN_STM_MODE
ERR_INVALID_INFO_TYPE
ERR_INVALID_MODE
ERR_INVALID_MSG_ID
ERR_INVALID_PWE_DATA_SIZE
ERR_INVALID_SEGMENT_TRANSITION
ERR_INVALID_SILENCER_SETTING
ERR_INVALID_TRANSITION_MODE
ERR_MISS_TRANSITION_TIME
ERR_NOT_SUPPORTED_TAG
ERR_PWE_INCOMPLETE_DATA
FOCUS_STM_FLAG_BEGIN
FOCUS_STM_FLAG_END
FOCUS_STM_FLAG_SEGMENT
FOCUS_STM_FLAG_UPDATE
FPGA_STATE_BIT_READS_FPGA_STATE_ENABLED
FPGA_STATE_READS_FPGA_STATE_ENABLED
GAIN_FLAG_UPDATE
GAIN_STM_FLAG_BEGIN
GAIN_STM_FLAG_END
GAIN_STM_FLAG_SEGMENT
GAIN_STM_FLAG_UPDATE
GAIN_STM_MODE_INTENSITY_PHASE_FULL
GAIN_STM_MODE_PHASE_FULL
GAIN_STM_MODE_PHASE_HALF
GPIO_IN_FLAG_0
GPIO_IN_FLAG_1
GPIO_IN_FLAG_2
GPIO_IN_FLAG_3
INFO_TYPE_CLEAR
INFO_TYPE_CPU_VERSION_MAJOR
INFO_TYPE_CPU_VERSION_MINOR
INFO_TYPE_FPGA_FUNCTIONS
INFO_TYPE_FPGA_VERSION_MAJOR
INFO_TYPE_FPGA_VERSION_MINOR
MICROSECONDS
MILLISECONDS
MODULATION_FLAG_BEGIN
MODULATION_FLAG_END
MODULATION_FLAG_SEGMENT
MODULATION_FLAG_UPDATE
NANOSECONDS
NO_ERR
PULSE_WIDTH_ENCODER_FLAG_BEGIN
PULSE_WIDTH_ENCODER_FLAG_END
SILENCER_FLAG_MODE
SILENCER_FLAG_STRICT_MODE
SILNCER_FLAG_MODE
SILNCER_FLAG_STRICT_MODE
SILNCER_MODE_FIXED_COMPLETION_STEPS
SILNCER_MODE_FIXED_UPDATE_RATE
STM_MODE_FOCUS
STM_MODE_GAIN
SYS_TIME_TRANSITION_MARGIN
TAG_CLEAR
TAG_CONFIG_FPGA_CLK
TAG_CONFIG_PULSE_WIDTH_ENCODER
TAG_DEBUG
TAG_EMULATE_GPIO_IN
TAG_FIRM_INFO
TAG_FOCUS_STM
TAG_FOCUS_STM_CHANGE_SEGMENT
TAG_FORCE_FAN
TAG_GAIN
TAG_GAIN_CHANGE_SEGMENT
TAG_GAIN_STM
TAG_GAIN_STM_CHANGE_SEGMENT
TAG_MODULATION
TAG_MODULATION_CHANGE_SEGMENT
TAG_PHASE_FILTER
TAG_READS_FPGA_STATE
TAG_SILENCER
TAG_SYNC
TRANSITION_MODE_EXT
TRANSITION_MODE_GPIO
TRANSITION_MODE_IMMIDIATE
TRANSITION_MODE_NONE
TRANSITION_MODE_SYNC_IDX
TRANSITION_MODE_SYS_TIME
TRANS_NUM