1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144

/*
 * File: info.rs
 * Project: operation
 * Created Date: 08/01/2023
 * Author: Shun Suzuki
 * -----
 * Last Modified: 08/05/2023
 * Modified By: Shun Suzuki (suzuki@hapis.k.u-tokyo.ac.jp)
 * -----
 * Copyright (c) 2023 Shun Suzuki. All rights reserved.
 *
 */

use crate::{
    CPUControlFlags, TxDatagram, MSG_RD_CPU_VERSION, MSG_RD_CPU_VERSION_MINOR,
    MSG_RD_FPGA_FUNCTION, MSG_RD_FPGA_VERSION, MSG_RD_FPGA_VERSION_MINOR,
};

#[derive(Default)]
pub struct CPUVersionMajor {}

impl CPUVersionMajor {
    pub fn pack(&mut self, tx: &mut TxDatagram) {
        tx.header_mut().msg_id = MSG_RD_CPU_VERSION;
        tx.header_mut().cpu_flag = CPUControlFlags::from_bits(0x02).unwrap(); // For backward compatibility before 1.9
        tx.num_bodies = 0;
    }
}

#[derive(Default)]
pub struct CPUVersionMinor {}

impl CPUVersionMinor {
    pub fn pack(&mut self, tx: &mut TxDatagram) {
        tx.header_mut().msg_id = MSG_RD_CPU_VERSION_MINOR;
        tx.num_bodies = 0;
    }
}

#[derive(Default)]
pub struct FPGAVersionMajor {}

impl FPGAVersionMajor {
    pub fn pack(&mut self, tx: &mut TxDatagram) {
        tx.header_mut().msg_id = MSG_RD_FPGA_VERSION;
        tx.header_mut().cpu_flag = CPUControlFlags::from_bits(0x04).unwrap(); // For backward compatibility before 1.9
        tx.num_bodies = 0;
    }
}

#[derive(Default)]
pub struct FPGAVersionMinor {}

impl FPGAVersionMinor {
    pub fn pack(&mut self, tx: &mut TxDatagram) {
        tx.header_mut().msg_id = MSG_RD_FPGA_VERSION_MINOR;
        tx.num_bodies = 0;
    }
}

#[derive(Default)]
pub struct FPGAFunctions {}

impl FPGAFunctions {
    pub fn pack(&mut self, tx: &mut TxDatagram) {
        tx.header_mut().msg_id = MSG_RD_FPGA_FUNCTION;
        tx.header_mut().cpu_flag = CPUControlFlags::from_bits(0x05).unwrap(); // For backward compatibility before 1.9
        tx.num_bodies = 0;
    }
}

#[cfg(test)]
mod test {

    use super::*;

    const NUM_TRANS_IN_UNIT: usize = 249;

    #[test]
    fn cpu_version() {
        let mut tx = TxDatagram::new(&[
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
        ]);

        CPUVersionMajor {}.pack(&mut tx);
        assert_eq!(tx.header().msg_id, MSG_RD_CPU_VERSION);
        assert_eq!(tx.header().cpu_flag.bits(), 0x02);

        CPUVersionMinor {}.pack(&mut tx);
        assert_eq!(tx.header().msg_id, MSG_RD_CPU_VERSION_MINOR);
    }

    #[test]
    fn fpga_version() {
        let mut tx = TxDatagram::new(&[
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
        ]);

        FPGAVersionMajor {}.pack(&mut tx);
        assert_eq!(tx.header().msg_id, MSG_RD_FPGA_VERSION);
        assert_eq!(tx.header().cpu_flag.bits(), 0x04);

        FPGAVersionMinor {}.pack(&mut tx);
        assert_eq!(tx.header().msg_id, MSG_RD_FPGA_VERSION_MINOR);
    }

    #[test]
    fn fpga_functions() {
        let mut tx = TxDatagram::new(&[
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
            NUM_TRANS_IN_UNIT,
        ]);

        FPGAFunctions {}.pack(&mut tx);
        assert_eq!(tx.header().msg_id, MSG_RD_FPGA_FUNCTION);
        assert_eq!(tx.header().cpu_flag.bits(), 0x05);
    }
}