1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
#[doc = r"Value read from the register"] pub struct R { bits: u32, } impl super::PIO_PCIMR { #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } } #[doc = r"Reader of the field"] pub type DRDY_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type OVRE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type ENDRX_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type RXBUFF_R = crate::FR<bool, bool>; impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 0 - Parallel Capture Mode Data Ready Interrupt Mask"] #[inline(always)] pub fn drdy(&self) -> DRDY_R { DRDY_R::new((self.bits() & 0x01) != 0) } #[doc = "Bit 1 - Parallel Capture Mode Overrun Error Interrupt Mask"] #[inline(always)] pub fn ovre(&self) -> OVRE_R { OVRE_R::new(((self.bits() >> 1) & 0x01) != 0) } #[doc = "Bit 2 - End of Reception Transfer Interrupt Mask"] #[inline(always)] pub fn endrx(&self) -> ENDRX_R { ENDRX_R::new(((self.bits() >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Reception Buffer Full Interrupt Mask"] #[inline(always)] pub fn rxbuff(&self) -> RXBUFF_R { RXBUFF_R::new(((self.bits() >> 3) & 0x01) != 0) } }