1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111
#[doc = r"Value read from the register"] pub struct R { bits: u32, } impl super::USBHS_HSTPIPIMR_INTRPT_MODE { #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } } #[doc = r"Reader of the field"] pub type RXINE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type TXOUTE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type UNDERFIE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type PERRE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type NAKEDE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type OVERFIE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type RXSTALLDE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type SHORTPACKETIE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type NBUSYBKE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type FIFOCON_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type PDISHDMA_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type PFREEZE_R = crate::FR<bool, bool>; #[doc = r"Reader of the field"] pub type RSTDT_R = crate::FR<bool, bool>; impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 0 - Received IN Data Interrupt Enable"] #[inline(always)] pub fn rxine(&self) -> RXINE_R { RXINE_R::new((self.bits() & 0x01) != 0) } #[doc = "Bit 1 - Transmitted OUT Data Interrupt Enable"] #[inline(always)] pub fn txoute(&self) -> TXOUTE_R { TXOUTE_R::new(((self.bits() >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Underflow Interrupt Enable"] #[inline(always)] pub fn underfie(&self) -> UNDERFIE_R { UNDERFIE_R::new(((self.bits() >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Pipe Error Interrupt Enable"] #[inline(always)] pub fn perre(&self) -> PERRE_R { PERRE_R::new(((self.bits() >> 3) & 0x01) != 0) } #[doc = "Bit 4 - NAKed Interrupt Enable"] #[inline(always)] pub fn nakede(&self) -> NAKEDE_R { NAKEDE_R::new(((self.bits() >> 4) & 0x01) != 0) } #[doc = "Bit 5 - Overflow Interrupt Enable"] #[inline(always)] pub fn overfie(&self) -> OVERFIE_R { OVERFIE_R::new(((self.bits() >> 5) & 0x01) != 0) } #[doc = "Bit 6 - Received STALLed Interrupt Enable"] #[inline(always)] pub fn rxstallde(&self) -> RXSTALLDE_R { RXSTALLDE_R::new(((self.bits() >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Short Packet Interrupt Enable"] #[inline(always)] pub fn shortpacketie(&self) -> SHORTPACKETIE_R { SHORTPACKETIE_R::new(((self.bits() >> 7) & 0x01) != 0) } #[doc = "Bit 12 - Number of Busy Banks Interrupt Enable"] #[inline(always)] pub fn nbusybke(&self) -> NBUSYBKE_R { NBUSYBKE_R::new(((self.bits() >> 12) & 0x01) != 0) } #[doc = "Bit 14 - FIFO Control"] #[inline(always)] pub fn fifocon(&self) -> FIFOCON_R { FIFOCON_R::new(((self.bits() >> 14) & 0x01) != 0) } #[doc = "Bit 16 - Pipe Interrupts Disable HDMA Request Enable"] #[inline(always)] pub fn pdishdma(&self) -> PDISHDMA_R { PDISHDMA_R::new(((self.bits() >> 16) & 0x01) != 0) } #[doc = "Bit 17 - Pipe Freeze"] #[inline(always)] pub fn pfreeze(&self) -> PFREEZE_R { PFREEZE_R::new(((self.bits() >> 17) & 0x01) != 0) } #[doc = "Bit 18 - Reset Data Toggle"] #[inline(always)] pub fn rstdt(&self) -> RSTDT_R { RSTDT_R::new(((self.bits() >> 18) & 0x01) != 0) } }