1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325
#[doc = "Reader of register SUPC_SMMR"] pub type R = crate::R<u32, super::SUPC_SMMR>; #[doc = "Writer for register SUPC_SMMR"] pub type W = crate::W<u32, super::SUPC_SMMR>; #[doc = "Register SUPC_SMMR `reset()`'s with value 0"] impl crate::ResetValue for super::SUPC_SMMR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SMTH`"] pub type SMTH_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SMTH`"] pub struct SMTH_W<'a> { w: &'a mut W, } impl<'a> SMTH_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } #[doc = "Supply Monitor Sampling Period\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum SMSMPL_A { #[doc = "0: Supply Monitor disabled"] SMD = 0, #[doc = "1: Continuous Supply Monitor"] CSM = 1, #[doc = "2: Supply Monitor enabled one SLCK period every 32 SLCK periods"] _32SLCK = 2, #[doc = "3: Supply Monitor enabled one SLCK period every 256 SLCK periods"] _256SLCK = 3, #[doc = "4: Supply Monitor enabled one SLCK period every 2,048 SLCK periods"] _2048SLCK = 4, } impl From<SMSMPL_A> for u8 { #[inline(always)] fn from(variant: SMSMPL_A) -> Self { variant as _ } } #[doc = "Reader of field `SMSMPL`"] pub type SMSMPL_R = crate::R<u8, SMSMPL_A>; impl SMSMPL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, SMSMPL_A> { use crate::Variant::*; match self.bits { 0 => Val(SMSMPL_A::SMD), 1 => Val(SMSMPL_A::CSM), 2 => Val(SMSMPL_A::_32SLCK), 3 => Val(SMSMPL_A::_256SLCK), 4 => Val(SMSMPL_A::_2048SLCK), i => Res(i), } } #[doc = "Checks if the value of the field is `SMD`"] #[inline(always)] pub fn is_smd(&self) -> bool { *self == SMSMPL_A::SMD } #[doc = "Checks if the value of the field is `CSM`"] #[inline(always)] pub fn is_csm(&self) -> bool { *self == SMSMPL_A::CSM } #[doc = "Checks if the value of the field is `_32SLCK`"] #[inline(always)] pub fn is_32slck(&self) -> bool { *self == SMSMPL_A::_32SLCK } #[doc = "Checks if the value of the field is `_256SLCK`"] #[inline(always)] pub fn is_256slck(&self) -> bool { *self == SMSMPL_A::_256SLCK } #[doc = "Checks if the value of the field is `_2048SLCK`"] #[inline(always)] pub fn is_2048slck(&self) -> bool { *self == SMSMPL_A::_2048SLCK } } #[doc = "Write proxy for field `SMSMPL`"] pub struct SMSMPL_W<'a> { w: &'a mut W, } impl<'a> SMSMPL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SMSMPL_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Supply Monitor disabled"] #[inline(always)] pub fn smd(self) -> &'a mut W { self.variant(SMSMPL_A::SMD) } #[doc = "Continuous Supply Monitor"] #[inline(always)] pub fn csm(self) -> &'a mut W { self.variant(SMSMPL_A::CSM) } #[doc = "Supply Monitor enabled one SLCK period every 32 SLCK periods"] #[inline(always)] pub fn _32slck(self) -> &'a mut W { self.variant(SMSMPL_A::_32SLCK) } #[doc = "Supply Monitor enabled one SLCK period every 256 SLCK periods"] #[inline(always)] pub fn _256slck(self) -> &'a mut W { self.variant(SMSMPL_A::_256SLCK) } #[doc = "Supply Monitor enabled one SLCK period every 2,048 SLCK periods"] #[inline(always)] pub fn _2048slck(self) -> &'a mut W { self.variant(SMSMPL_A::_2048SLCK) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 8)) | (((value as u32) & 0x07) << 8); self.w } } #[doc = "Supply Monitor Reset Enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SMRSTEN_A { #[doc = "0: The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs."] NOT_ENABLE = 0, #[doc = "1: The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs."] ENABLE = 1, } impl From<SMRSTEN_A> for bool { #[inline(always)] fn from(variant: SMRSTEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SMRSTEN`"] pub type SMRSTEN_R = crate::R<bool, SMRSTEN_A>; impl SMRSTEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SMRSTEN_A { match self.bits { false => SMRSTEN_A::NOT_ENABLE, true => SMRSTEN_A::ENABLE, } } #[doc = "Checks if the value of the field is `NOT_ENABLE`"] #[inline(always)] pub fn is_not_enable(&self) -> bool { *self == SMRSTEN_A::NOT_ENABLE } #[doc = "Checks if the value of the field is `ENABLE`"] #[inline(always)] pub fn is_enable(&self) -> bool { *self == SMRSTEN_A::ENABLE } } #[doc = "Write proxy for field `SMRSTEN`"] pub struct SMRSTEN_W<'a> { w: &'a mut W, } impl<'a> SMRSTEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SMRSTEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs."] #[inline(always)] pub fn not_enable(self) -> &'a mut W { self.variant(SMRSTEN_A::NOT_ENABLE) } #[doc = "The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs."] #[inline(always)] pub fn enable(self) -> &'a mut W { self.variant(SMRSTEN_A::ENABLE) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Supply Monitor Interrupt Enable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SMIEN_A { #[doc = "0: The SUPC interrupt signal is not affected when a supply monitor detection occurs."] NOT_ENABLE = 0, #[doc = "1: The SUPC interrupt signal is asserted when a supply monitor detection occurs."] ENABLE = 1, } impl From<SMIEN_A> for bool { #[inline(always)] fn from(variant: SMIEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SMIEN`"] pub type SMIEN_R = crate::R<bool, SMIEN_A>; impl SMIEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SMIEN_A { match self.bits { false => SMIEN_A::NOT_ENABLE, true => SMIEN_A::ENABLE, } } #[doc = "Checks if the value of the field is `NOT_ENABLE`"] #[inline(always)] pub fn is_not_enable(&self) -> bool { *self == SMIEN_A::NOT_ENABLE } #[doc = "Checks if the value of the field is `ENABLE`"] #[inline(always)] pub fn is_enable(&self) -> bool { *self == SMIEN_A::ENABLE } } #[doc = "Write proxy for field `SMIEN`"] pub struct SMIEN_W<'a> { w: &'a mut W, } impl<'a> SMIEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SMIEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "The SUPC interrupt signal is not affected when a supply monitor detection occurs."] #[inline(always)] pub fn not_enable(self) -> &'a mut W { self.variant(SMIEN_A::NOT_ENABLE) } #[doc = "The SUPC interrupt signal is asserted when a supply monitor detection occurs."] #[inline(always)] pub fn enable(self) -> &'a mut W { self.variant(SMIEN_A::ENABLE) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } impl R { #[doc = "Bits 0:3 - Supply Monitor Threshold"] #[inline(always)] pub fn smth(&self) -> SMTH_R { SMTH_R::new((self.bits & 0x0f) as u8) } #[doc = "Bits 8:10 - Supply Monitor Sampling Period"] #[inline(always)] pub fn smsmpl(&self) -> SMSMPL_R { SMSMPL_R::new(((self.bits >> 8) & 0x07) as u8) } #[doc = "Bit 12 - Supply Monitor Reset Enable"] #[inline(always)] pub fn smrsten(&self) -> SMRSTEN_R { SMRSTEN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - Supply Monitor Interrupt Enable"] #[inline(always)] pub fn smien(&self) -> SMIEN_R { SMIEN_R::new(((self.bits >> 13) & 0x01) != 0) } } impl W { #[doc = "Bits 0:3 - Supply Monitor Threshold"] #[inline(always)] pub fn smth(&mut self) -> SMTH_W { SMTH_W { w: self } } #[doc = "Bits 8:10 - Supply Monitor Sampling Period"] #[inline(always)] pub fn smsmpl(&mut self) -> SMSMPL_W { SMSMPL_W { w: self } } #[doc = "Bit 12 - Supply Monitor Reset Enable"] #[inline(always)] pub fn smrsten(&mut self) -> SMRSTEN_W { SMRSTEN_W { w: self } } #[doc = "Bit 13 - Supply Monitor Interrupt Enable"] #[inline(always)] pub fn smien(&mut self) -> SMIEN_W { SMIEN_W { w: self } } }