[−][src]Type Definition atsame70n19b::usbhs::usbhs_hstpipidr_ctrl_mode::W
type W = W<u32, USBHS_HSTPIPIDR_CTRL_MODE>;
Writer for register USBHS_HSTPIPIDR_CTRL_MODE[%s]
Implementations
impl W
[src]
pub fn rxinec(&mut self) -> RXINEC_W
[src]
Bit 0 - Received IN Data Interrupt Disable
pub fn txoutec(&mut self) -> TXOUTEC_W
[src]
Bit 1 - Transmitted OUT Data Interrupt Disable
pub fn txstpec(&mut self) -> TXSTPEC_W
[src]
Bit 2 - Transmitted SETUP Interrupt Disable
pub fn perrec(&mut self) -> PERREC_W
[src]
Bit 3 - Pipe Error Interrupt Disable
pub fn nakedec(&mut self) -> NAKEDEC_W
[src]
Bit 4 - NAKed Interrupt Disable
pub fn overfiec(&mut self) -> OVERFIEC_W
[src]
Bit 5 - Overflow Interrupt Disable
pub fn rxstalldec(&mut self) -> RXSTALLDEC_W
[src]
Bit 6 - Received STALLed Interrupt Disable
pub fn shortpacketiec(&mut self) -> SHORTPACKETIEC_W
[src]
Bit 7 - Short Packet Interrupt Disable
pub fn nbusybkec(&mut self) -> NBUSYBKEC_W
[src]
Bit 12 - Number of Busy Banks Disable
pub fn fifoconc(&mut self) -> FIFOCONC_W
[src]
Bit 14 - FIFO Control Disable
pub fn pdishdmac(&mut self) -> PDISHDMAC_W
[src]
Bit 16 - Pipe Interrupts Disable HDMA Request Disable
pub fn pfreezec(&mut self) -> PFREEZEC_W
[src]
Bit 17 - Pipe Freeze Disable