1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441
#[doc = "Reader of register CTRLC"] pub type R = crate::R<u32, super::CTRLC>; #[doc = "Writer for register CTRLC"] pub type W = crate::W<u32, super::CTRLC>; #[doc = "Register CTRLC `reset()`'s with value 0"] impl crate::ResetValue for super::CTRLC { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `GTIME`"] pub type GTIME_R = crate::R<u8, u8>; #[doc = "Write proxy for field `GTIME`"] pub struct GTIME_W<'a> { w: &'a mut W, } impl<'a> GTIME_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } #[doc = "LIN Master Break Length\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum BRKLEN_A { #[doc = "0: Break field transmission is 13 bit times"] _13_BIT = 0, #[doc = "1: Break field transmission is 17 bit times"] _17_BIT = 1, #[doc = "2: Break field transmission is 21 bit times"] _21_BIT = 2, #[doc = "3: Break field transmission is 26 bit times"] _26_BIT = 3, } impl From<BRKLEN_A> for u8 { #[inline(always)] fn from(variant: BRKLEN_A) -> Self { variant as _ } } #[doc = "Reader of field `BRKLEN`"] pub type BRKLEN_R = crate::R<u8, BRKLEN_A>; impl BRKLEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> BRKLEN_A { match self.bits { 0 => BRKLEN_A::_13_BIT, 1 => BRKLEN_A::_17_BIT, 2 => BRKLEN_A::_21_BIT, 3 => BRKLEN_A::_26_BIT, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `_13_BIT`"] #[inline(always)] pub fn is_13_bit(&self) -> bool { *self == BRKLEN_A::_13_BIT } #[doc = "Checks if the value of the field is `_17_BIT`"] #[inline(always)] pub fn is_17_bit(&self) -> bool { *self == BRKLEN_A::_17_BIT } #[doc = "Checks if the value of the field is `_21_BIT`"] #[inline(always)] pub fn is_21_bit(&self) -> bool { *self == BRKLEN_A::_21_BIT } #[doc = "Checks if the value of the field is `_26_BIT`"] #[inline(always)] pub fn is_26_bit(&self) -> bool { *self == BRKLEN_A::_26_BIT } } #[doc = "Write proxy for field `BRKLEN`"] pub struct BRKLEN_W<'a> { w: &'a mut W, } impl<'a> BRKLEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: BRKLEN_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Break field transmission is 13 bit times"] #[inline(always)] pub fn _13_bit(self) -> &'a mut W { self.variant(BRKLEN_A::_13_BIT) } #[doc = "Break field transmission is 17 bit times"] #[inline(always)] pub fn _17_bit(self) -> &'a mut W { self.variant(BRKLEN_A::_17_BIT) } #[doc = "Break field transmission is 21 bit times"] #[inline(always)] pub fn _21_bit(self) -> &'a mut W { self.variant(BRKLEN_A::_21_BIT) } #[doc = "Break field transmission is 26 bit times"] #[inline(always)] pub fn _26_bit(self) -> &'a mut W { self.variant(BRKLEN_A::_26_BIT) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8); self.w } } #[doc = "LIN Master Header Delay\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum HDRDLY_A { #[doc = "0: Delay between break and sync transmission is 1 bit time; Delay between sync and ID transmission is 1 bit time"] DELAY0 = 0, #[doc = "1: Delay between break and sync transmission is 4 bit time; Delay between sync and ID transmission is 4 bit time"] DELAY1 = 1, #[doc = "2: Delay between break and sync transmission is 8 bit time; Delay between sync and ID transmission is 4 bit time"] DELAY2 = 2, #[doc = "3: Delay between break and sync transmission is 14 bit time; Delay between sync and ID transmission is 4 bit time"] DELAY3 = 3, } impl From<HDRDLY_A> for u8 { #[inline(always)] fn from(variant: HDRDLY_A) -> Self { variant as _ } } #[doc = "Reader of field `HDRDLY`"] pub type HDRDLY_R = crate::R<u8, HDRDLY_A>; impl HDRDLY_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> HDRDLY_A { match self.bits { 0 => HDRDLY_A::DELAY0, 1 => HDRDLY_A::DELAY1, 2 => HDRDLY_A::DELAY2, 3 => HDRDLY_A::DELAY3, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `DELAY0`"] #[inline(always)] pub fn is_delay0(&self) -> bool { *self == HDRDLY_A::DELAY0 } #[doc = "Checks if the value of the field is `DELAY1`"] #[inline(always)] pub fn is_delay1(&self) -> bool { *self == HDRDLY_A::DELAY1 } #[doc = "Checks if the value of the field is `DELAY2`"] #[inline(always)] pub fn is_delay2(&self) -> bool { *self == HDRDLY_A::DELAY2 } #[doc = "Checks if the value of the field is `DELAY3`"] #[inline(always)] pub fn is_delay3(&self) -> bool { *self == HDRDLY_A::DELAY3 } } #[doc = "Write proxy for field `HDRDLY`"] pub struct HDRDLY_W<'a> { w: &'a mut W, } impl<'a> HDRDLY_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: HDRDLY_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Delay between break and sync transmission is 1 bit time; Delay between sync and ID transmission is 1 bit time"] #[inline(always)] pub fn delay0(self) -> &'a mut W { self.variant(HDRDLY_A::DELAY0) } #[doc = "Delay between break and sync transmission is 4 bit time; Delay between sync and ID transmission is 4 bit time"] #[inline(always)] pub fn delay1(self) -> &'a mut W { self.variant(HDRDLY_A::DELAY1) } #[doc = "Delay between break and sync transmission is 8 bit time; Delay between sync and ID transmission is 4 bit time"] #[inline(always)] pub fn delay2(self) -> &'a mut W { self.variant(HDRDLY_A::DELAY2) } #[doc = "Delay between break and sync transmission is 14 bit time; Delay between sync and ID transmission is 4 bit time"] #[inline(always)] pub fn delay3(self) -> &'a mut W { self.variant(HDRDLY_A::DELAY3) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10); self.w } } #[doc = "Reader of field `INACK`"] pub type INACK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `INACK`"] pub struct INACK_W<'a> { w: &'a mut W, } impl<'a> INACK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `DSNACK`"] pub type DSNACK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DSNACK`"] pub struct DSNACK_W<'a> { w: &'a mut W, } impl<'a> DSNACK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `MAXITER`"] pub type MAXITER_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MAXITER`"] pub struct MAXITER_W<'a> { w: &'a mut W, } impl<'a> MAXITER_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 20)) | (((value as u32) & 0x07) << 20); self.w } } #[doc = "Data 32 Bit\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum DATA32B_A { #[doc = "0: Data reads and writes according CTRLB.CHSIZE"] DATA_READ_WRITE_CHSIZE = 0, #[doc = "1: Data reads according CTRLB.CHSIZE and writes according 32-bit extension"] DATA_READ_CHSIZE_WRITE_32BIT = 1, #[doc = "2: Data reads according 32-bit extension and writes according CTRLB.CHSIZE"] DATA_READ_32BIT_WRITE_CHSIZE = 2, #[doc = "3: Data reads and writes according 32-bit extension"] DATA_READ_WRITE_32BIT = 3, } impl From<DATA32B_A> for u8 { #[inline(always)] fn from(variant: DATA32B_A) -> Self { variant as _ } } #[doc = "Reader of field `DATA32B`"] pub type DATA32B_R = crate::R<u8, DATA32B_A>; impl DATA32B_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> DATA32B_A { match self.bits { 0 => DATA32B_A::DATA_READ_WRITE_CHSIZE, 1 => DATA32B_A::DATA_READ_CHSIZE_WRITE_32BIT, 2 => DATA32B_A::DATA_READ_32BIT_WRITE_CHSIZE, 3 => DATA32B_A::DATA_READ_WRITE_32BIT, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `DATA_READ_WRITE_CHSIZE`"] #[inline(always)] pub fn is_data_read_write_chsize(&self) -> bool { *self == DATA32B_A::DATA_READ_WRITE_CHSIZE } #[doc = "Checks if the value of the field is `DATA_READ_CHSIZE_WRITE_32BIT`"] #[inline(always)] pub fn is_data_read_chsize_write_32bit(&self) -> bool { *self == DATA32B_A::DATA_READ_CHSIZE_WRITE_32BIT } #[doc = "Checks if the value of the field is `DATA_READ_32BIT_WRITE_CHSIZE`"] #[inline(always)] pub fn is_data_read_32bit_write_chsize(&self) -> bool { *self == DATA32B_A::DATA_READ_32BIT_WRITE_CHSIZE } #[doc = "Checks if the value of the field is `DATA_READ_WRITE_32BIT`"] #[inline(always)] pub fn is_data_read_write_32bit(&self) -> bool { *self == DATA32B_A::DATA_READ_WRITE_32BIT } } #[doc = "Write proxy for field `DATA32B`"] pub struct DATA32B_W<'a> { w: &'a mut W, } impl<'a> DATA32B_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: DATA32B_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Data reads and writes according CTRLB.CHSIZE"] #[inline(always)] pub fn data_read_write_chsize(self) -> &'a mut W { self.variant(DATA32B_A::DATA_READ_WRITE_CHSIZE) } #[doc = "Data reads according CTRLB.CHSIZE and writes according 32-bit extension"] #[inline(always)] pub fn data_read_chsize_write_32bit(self) -> &'a mut W { self.variant(DATA32B_A::DATA_READ_CHSIZE_WRITE_32BIT) } #[doc = "Data reads according 32-bit extension and writes according CTRLB.CHSIZE"] #[inline(always)] pub fn data_read_32bit_write_chsize(self) -> &'a mut W { self.variant(DATA32B_A::DATA_READ_32BIT_WRITE_CHSIZE) } #[doc = "Data reads and writes according 32-bit extension"] #[inline(always)] pub fn data_read_write_32bit(self) -> &'a mut W { self.variant(DATA32B_A::DATA_READ_WRITE_32BIT) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } impl R { #[doc = "Bits 0:2 - Guard Time"] #[inline(always)] pub fn gtime(&self) -> GTIME_R { GTIME_R::new((self.bits & 0x07) as u8) } #[doc = "Bits 8:9 - LIN Master Break Length"] #[inline(always)] pub fn brklen(&self) -> BRKLEN_R { BRKLEN_R::new(((self.bits >> 8) & 0x03) as u8) } #[doc = "Bits 10:11 - LIN Master Header Delay"] #[inline(always)] pub fn hdrdly(&self) -> HDRDLY_R { HDRDLY_R::new(((self.bits >> 10) & 0x03) as u8) } #[doc = "Bit 16 - Inhibit Not Acknowledge"] #[inline(always)] pub fn inack(&self) -> INACK_R { INACK_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - Disable Successive NACK"] #[inline(always)] pub fn dsnack(&self) -> DSNACK_R { DSNACK_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bits 20:22 - Maximum Iterations"] #[inline(always)] pub fn maxiter(&self) -> MAXITER_R { MAXITER_R::new(((self.bits >> 20) & 0x07) as u8) } #[doc = "Bits 24:25 - Data 32 Bit"] #[inline(always)] pub fn data32b(&self) -> DATA32B_R { DATA32B_R::new(((self.bits >> 24) & 0x03) as u8) } } impl W { #[doc = "Bits 0:2 - Guard Time"] #[inline(always)] pub fn gtime(&mut self) -> GTIME_W { GTIME_W { w: self } } #[doc = "Bits 8:9 - LIN Master Break Length"] #[inline(always)] pub fn brklen(&mut self) -> BRKLEN_W { BRKLEN_W { w: self } } #[doc = "Bits 10:11 - LIN Master Header Delay"] #[inline(always)] pub fn hdrdly(&mut self) -> HDRDLY_W { HDRDLY_W { w: self } } #[doc = "Bit 16 - Inhibit Not Acknowledge"] #[inline(always)] pub fn inack(&mut self) -> INACK_W { INACK_W { w: self } } #[doc = "Bit 17 - Disable Successive NACK"] #[inline(always)] pub fn dsnack(&mut self) -> DSNACK_W { DSNACK_W { w: self } } #[doc = "Bits 20:22 - Maximum Iterations"] #[inline(always)] pub fn maxiter(&mut self) -> MAXITER_W { MAXITER_W { w: self } } #[doc = "Bits 24:25 - Data 32 Bit"] #[inline(always)] pub fn data32b(&mut self) -> DATA32B_W { DATA32B_W { w: self } } }