1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349
#[doc = "Reader of register CTRLBSET"] pub type R = crate::R<u8, super::CTRLBSET>; #[doc = "Writer for register CTRLBSET"] pub type W = crate::W<u8, super::CTRLBSET>; #[doc = "Register CTRLBSET `reset()`'s with value 0"] impl crate::ResetValue for super::CTRLBSET { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DIR`"] pub type DIR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DIR`"] pub struct DIR_W<'a> { w: &'a mut W, } impl<'a> DIR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u8) & 0x01); self.w } } #[doc = "Reader of field `LUPD`"] pub type LUPD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `LUPD`"] pub struct LUPD_W<'a> { w: &'a mut W, } impl<'a> LUPD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u8) & 0x01) << 1); self.w } } #[doc = "Reader of field `ONESHOT`"] pub type ONESHOT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ONESHOT`"] pub struct ONESHOT_W<'a> { w: &'a mut W, } impl<'a> ONESHOT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u8) & 0x01) << 2); self.w } } #[doc = "Ramp Index Command\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum IDXCMD_A { #[doc = "0: Command disabled: Index toggles between cycles A and B"] DISABLE = 0, #[doc = "1: Set index: cycle B will be forced in the next cycle"] SET = 1, #[doc = "2: Clear index: cycle A will be forced in the next cycle"] CLEAR = 2, #[doc = "3: Hold index: the next cycle will be the same as the current cycle"] HOLD = 3, } impl From<IDXCMD_A> for u8 { #[inline(always)] fn from(variant: IDXCMD_A) -> Self { variant as _ } } #[doc = "Reader of field `IDXCMD`"] pub type IDXCMD_R = crate::R<u8, IDXCMD_A>; impl IDXCMD_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> IDXCMD_A { match self.bits { 0 => IDXCMD_A::DISABLE, 1 => IDXCMD_A::SET, 2 => IDXCMD_A::CLEAR, 3 => IDXCMD_A::HOLD, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `DISABLE`"] #[inline(always)] pub fn is_disable(&self) -> bool { *self == IDXCMD_A::DISABLE } #[doc = "Checks if the value of the field is `SET`"] #[inline(always)] pub fn is_set(&self) -> bool { *self == IDXCMD_A::SET } #[doc = "Checks if the value of the field is `CLEAR`"] #[inline(always)] pub fn is_clear(&self) -> bool { *self == IDXCMD_A::CLEAR } #[doc = "Checks if the value of the field is `HOLD`"] #[inline(always)] pub fn is_hold(&self) -> bool { *self == IDXCMD_A::HOLD } } #[doc = "Write proxy for field `IDXCMD`"] pub struct IDXCMD_W<'a> { w: &'a mut W, } impl<'a> IDXCMD_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: IDXCMD_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "Command disabled: Index toggles between cycles A and B"] #[inline(always)] pub fn disable(self) -> &'a mut W { self.variant(IDXCMD_A::DISABLE) } #[doc = "Set index: cycle B will be forced in the next cycle"] #[inline(always)] pub fn set(self) -> &'a mut W { self.variant(IDXCMD_A::SET) } #[doc = "Clear index: cycle A will be forced in the next cycle"] #[inline(always)] pub fn clear(self) -> &'a mut W { self.variant(IDXCMD_A::CLEAR) } #[doc = "Hold index: the next cycle will be the same as the current cycle"] #[inline(always)] pub fn hold(self) -> &'a mut W { self.variant(IDXCMD_A::HOLD) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 3)) | (((value as u8) & 0x03) << 3); self.w } } #[doc = "TCC Command\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum CMD_A { #[doc = "0: No action"] NONE = 0, #[doc = "1: Clear start, restart or retrigger"] RETRIGGER = 1, #[doc = "2: Force stop"] STOP = 2, #[doc = "3: Force update or double buffered registers"] UPDATE = 3, #[doc = "4: Force COUNT read synchronization"] READSYNC = 4, #[doc = "5: One-shot DMA trigger"] DMAOS = 5, } impl From<CMD_A> for u8 { #[inline(always)] fn from(variant: CMD_A) -> Self { variant as _ } } #[doc = "Reader of field `CMD`"] pub type CMD_R = crate::R<u8, CMD_A>; impl CMD_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, CMD_A> { use crate::Variant::*; match self.bits { 0 => Val(CMD_A::NONE), 1 => Val(CMD_A::RETRIGGER), 2 => Val(CMD_A::STOP), 3 => Val(CMD_A::UPDATE), 4 => Val(CMD_A::READSYNC), 5 => Val(CMD_A::DMAOS), i => Res(i), } } #[doc = "Checks if the value of the field is `NONE`"] #[inline(always)] pub fn is_none(&self) -> bool { *self == CMD_A::NONE } #[doc = "Checks if the value of the field is `RETRIGGER`"] #[inline(always)] pub fn is_retrigger(&self) -> bool { *self == CMD_A::RETRIGGER } #[doc = "Checks if the value of the field is `STOP`"] #[inline(always)] pub fn is_stop(&self) -> bool { *self == CMD_A::STOP } #[doc = "Checks if the value of the field is `UPDATE`"] #[inline(always)] pub fn is_update(&self) -> bool { *self == CMD_A::UPDATE } #[doc = "Checks if the value of the field is `READSYNC`"] #[inline(always)] pub fn is_readsync(&self) -> bool { *self == CMD_A::READSYNC } #[doc = "Checks if the value of the field is `DMAOS`"] #[inline(always)] pub fn is_dmaos(&self) -> bool { *self == CMD_A::DMAOS } } #[doc = "Write proxy for field `CMD`"] pub struct CMD_W<'a> { w: &'a mut W, } impl<'a> CMD_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CMD_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "No action"] #[inline(always)] pub fn none(self) -> &'a mut W { self.variant(CMD_A::NONE) } #[doc = "Clear start, restart or retrigger"] #[inline(always)] pub fn retrigger(self) -> &'a mut W { self.variant(CMD_A::RETRIGGER) } #[doc = "Force stop"] #[inline(always)] pub fn stop(self) -> &'a mut W { self.variant(CMD_A::STOP) } #[doc = "Force update or double buffered registers"] #[inline(always)] pub fn update(self) -> &'a mut W { self.variant(CMD_A::UPDATE) } #[doc = "Force COUNT read synchronization"] #[inline(always)] pub fn readsync(self) -> &'a mut W { self.variant(CMD_A::READSYNC) } #[doc = "One-shot DMA trigger"] #[inline(always)] pub fn dmaos(self) -> &'a mut W { self.variant(CMD_A::DMAOS) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 5)) | (((value as u8) & 0x07) << 5); self.w } } impl R { #[doc = "Bit 0 - Counter Direction"] #[inline(always)] pub fn dir(&self) -> DIR_R { DIR_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Lock Update"] #[inline(always)] pub fn lupd(&self) -> LUPD_R { LUPD_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - One-Shot"] #[inline(always)] pub fn oneshot(&self) -> ONESHOT_R { ONESHOT_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bits 3:4 - Ramp Index Command"] #[inline(always)] pub fn idxcmd(&self) -> IDXCMD_R { IDXCMD_R::new(((self.bits >> 3) & 0x03) as u8) } #[doc = "Bits 5:7 - TCC Command"] #[inline(always)] pub fn cmd(&self) -> CMD_R { CMD_R::new(((self.bits >> 5) & 0x07) as u8) } } impl W { #[doc = "Bit 0 - Counter Direction"] #[inline(always)] pub fn dir(&mut self) -> DIR_W { DIR_W { w: self } } #[doc = "Bit 1 - Lock Update"] #[inline(always)] pub fn lupd(&mut self) -> LUPD_W { LUPD_W { w: self } } #[doc = "Bit 2 - One-Shot"] #[inline(always)] pub fn oneshot(&mut self) -> ONESHOT_W { ONESHOT_W { w: self } } #[doc = "Bits 3:4 - Ramp Index Command"] #[inline(always)] pub fn idxcmd(&mut self) -> IDXCMD_W { IDXCMD_W { w: self } } #[doc = "Bits 5:7 - TCC Command"] #[inline(always)] pub fn cmd(&mut self) -> CMD_W { CMD_W { w: self } } }