1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
#[doc = "Reader of register DPLLSTATUS"] pub type R = crate::R<u8, super::DPLLSTATUS>; #[doc = "Reader of field `LOCK`"] pub type LOCK_R = crate::R<bool, bool>; #[doc = "Reader of field `CLKRDY`"] pub type CLKRDY_R = crate::R<bool, bool>; #[doc = "Reader of field `ENABLE`"] pub type ENABLE_R = crate::R<bool, bool>; #[doc = "Reader of field `DIV`"] pub type DIV_R = crate::R<bool, bool>; impl R { #[doc = "Bit 0 - DPLL Lock Status"] #[inline(always)] pub fn lock(&self) -> LOCK_R { LOCK_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Output Clock Ready"] #[inline(always)] pub fn clkrdy(&self) -> CLKRDY_R { CLKRDY_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - DPLL Enable"] #[inline(always)] pub fn enable(&self) -> ENABLE_R { ENABLE_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Divider Enable"] #[inline(always)] pub fn div(&self) -> DIV_R { DIV_R::new(((self.bits >> 3) & 0x01) != 0) } }