Module atsam4sa16c_pac::pwm::clk
source · Expand description
PWM Clock Register
Structs
Type Definitions
Field
DIVA
reader - CLKA, CLKB Divide FactorField
DIVA
writer - CLKA, CLKB Divide FactorField
DIVB
reader - CLKA, CLKB Divide FactorField
DIVB
writer - CLKA, CLKB Divide FactorField
PREA
reader - CLKA, CLKB Source Clock SelectionField
PREA
writer - CLKA, CLKB Source Clock SelectionField
PREB
reader - CLKA, CLKB Source Clock SelectionField
PREB
writer - CLKA, CLKB Source Clock Selection