1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
#[doc = "Reader of register FMR"] pub type R = crate::R<u32, super::FMR>; #[doc = "Writer for register FMR"] pub type W = crate::W<u32, super::FMR>; #[doc = "Register FMR `reset()`'s with value 0"] impl crate::ResetValue for super::FMR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `FPOL`"] pub type FPOL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `FPOL`"] pub struct FPOL_W<'a> { w: &'a mut W, } impl<'a> FPOL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0xff) | ((value as u32) & 0xff); self.w } } #[doc = "Reader of field `FMOD`"] pub type FMOD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `FMOD`"] pub struct FMOD_W<'a> { w: &'a mut W, } impl<'a> FMOD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `FFIL`"] pub type FFIL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `FFIL`"] pub struct FFIL_W<'a> { w: &'a mut W, } impl<'a> FFIL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 16)) | (((value as u32) & 0xff) << 16); self.w } } impl R { #[doc = "Bits 0:7 - Fault Polarity"] #[inline(always)] pub fn fpol(&self) -> FPOL_R { FPOL_R::new((self.bits & 0xff) as u8) } #[doc = "Bits 8:15 - Fault Activation Mode"] #[inline(always)] pub fn fmod(&self) -> FMOD_R { FMOD_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bits 16:23 - Fault Filtering"] #[inline(always)] pub fn ffil(&self) -> FFIL_R { FFIL_R::new(((self.bits >> 16) & 0xff) as u8) } } impl W { #[doc = "Bits 0:7 - Fault Polarity"] #[inline(always)] pub fn fpol(&mut self) -> FPOL_W { FPOL_W { w: self } } #[doc = "Bits 8:15 - Fault Activation Mode"] #[inline(always)] pub fn fmod(&mut self) -> FMOD_W { FMOD_W { w: self } } #[doc = "Bits 16:23 - Fault Filtering"] #[inline(always)] pub fn ffil(&mut self) -> FFIL_W { FFIL_W { w: self } } }