1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Channel Control Register (channel = 0)"]
    pub ccr0: CCR0,
    _reserved_1_cmr: [u8; 4usize],
    #[doc = "0x08 - Stepper Motor Mode Register (channel = 0)"]
    pub smmr0: SMMR0,
    #[doc = "0x0c - Register AB (channel = 0)"]
    pub rab0: RAB0,
    #[doc = "0x10 - Counter Value (channel = 0)"]
    pub cv0: CV0,
    #[doc = "0x14 - Register A (channel = 0)"]
    pub ra0: RA0,
    #[doc = "0x18 - Register B (channel = 0)"]
    pub rb0: RB0,
    #[doc = "0x1c - Register C (channel = 0)"]
    pub rc0: RC0,
    #[doc = "0x20 - Status Register (channel = 0)"]
    pub sr0: SR0,
    #[doc = "0x24 - Interrupt Enable Register (channel = 0)"]
    pub ier0: IER0,
    #[doc = "0x28 - Interrupt Disable Register (channel = 0)"]
    pub idr0: IDR0,
    #[doc = "0x2c - Interrupt Mask Register (channel = 0)"]
    pub imr0: IMR0,
    #[doc = "0x30 - Extended Mode Register (channel = 0)"]
    pub emr0: EMR0,
    _reserved13: [u8; 12usize],
    #[doc = "0x40 - Channel Control Register (channel = 1)"]
    pub ccr1: CCR1,
    _reserved_14_cmr: [u8; 4usize],
    #[doc = "0x48 - Stepper Motor Mode Register (channel = 1)"]
    pub smmr1: SMMR1,
    #[doc = "0x4c - Register AB (channel = 1)"]
    pub rab1: RAB1,
    #[doc = "0x50 - Counter Value (channel = 1)"]
    pub cv1: CV1,
    #[doc = "0x54 - Register A (channel = 1)"]
    pub ra1: RA1,
    #[doc = "0x58 - Register B (channel = 1)"]
    pub rb1: RB1,
    #[doc = "0x5c - Register C (channel = 1)"]
    pub rc1: RC1,
    #[doc = "0x60 - Status Register (channel = 1)"]
    pub sr1: SR1,
    #[doc = "0x64 - Interrupt Enable Register (channel = 1)"]
    pub ier1: IER1,
    #[doc = "0x68 - Interrupt Disable Register (channel = 1)"]
    pub idr1: IDR1,
    #[doc = "0x6c - Interrupt Mask Register (channel = 1)"]
    pub imr1: IMR1,
    #[doc = "0x70 - Extended Mode Register (channel = 1)"]
    pub emr1: EMR1,
    _reserved26: [u8; 12usize],
    #[doc = "0x80 - Channel Control Register (channel = 2)"]
    pub ccr2: CCR2,
    _reserved_27_cmr: [u8; 4usize],
    #[doc = "0x88 - Stepper Motor Mode Register (channel = 2)"]
    pub smmr2: SMMR2,
    #[doc = "0x8c - Register AB (channel = 2)"]
    pub rab2: RAB2,
    #[doc = "0x90 - Counter Value (channel = 2)"]
    pub cv2: CV2,
    #[doc = "0x94 - Register A (channel = 2)"]
    pub ra2: RA2,
    #[doc = "0x98 - Register B (channel = 2)"]
    pub rb2: RB2,
    #[doc = "0x9c - Register C (channel = 2)"]
    pub rc2: RC2,
    #[doc = "0xa0 - Status Register (channel = 2)"]
    pub sr2: SR2,
    #[doc = "0xa4 - Interrupt Enable Register (channel = 2)"]
    pub ier2: IER2,
    #[doc = "0xa8 - Interrupt Disable Register (channel = 2)"]
    pub idr2: IDR2,
    #[doc = "0xac - Interrupt Mask Register (channel = 2)"]
    pub imr2: IMR2,
    #[doc = "0xb0 - Extended Mode Register (channel = 2)"]
    pub emr2: EMR2,
    _reserved39: [u8; 12usize],
    #[doc = "0xc0 - Block Control Register"]
    pub bcr: BCR,
    #[doc = "0xc4 - Block Mode Register"]
    pub bmr: BMR,
    #[doc = "0xc8 - QDEC Interrupt Enable Register"]
    pub qier: QIER,
    #[doc = "0xcc - QDEC Interrupt Disable Register"]
    pub qidr: QIDR,
    #[doc = "0xd0 - QDEC Interrupt Mask Register"]
    pub qimr: QIMR,
    #[doc = "0xd4 - QDEC Interrupt Status Register"]
    pub qisr: QISR,
    #[doc = "0xd8 - Fault Mode Register"]
    pub fmr: FMR,
    _reserved46: [u8; 8usize],
    #[doc = "0xe4 - Write Protection Mode Register"]
    pub wpmr: WPMR,
    _reserved47: [u8; 24usize],
    #[doc = "0x100 - Receive Pointer Register (pdc = 0)"]
    pub rpr0: RPR0,
    #[doc = "0x104 - Receive Counter Register (pdc = 0)"]
    pub rcr0: RCR0,
    _reserved49: [u8; 8usize],
    #[doc = "0x110 - Receive Next Pointer Register (pdc = 0)"]
    pub rnpr0: RNPR0,
    #[doc = "0x114 - Receive Next Counter Register (pdc = 0)"]
    pub rncr0: RNCR0,
    _reserved51: [u8; 8usize],
    #[doc = "0x120 - Transfer Control Register (pdc = 0)"]
    pub ptcr0: PTCR0,
    #[doc = "0x124 - Transfer Status Register (pdc = 0)"]
    pub ptsr0: PTSR0,
    _reserved53: [u8; 24usize],
    #[doc = "0x140 - Receive Pointer Register (pdc = 1)"]
    pub rpr1: RPR1,
    #[doc = "0x144 - Receive Counter Register (pdc = 1)"]
    pub rcr1: RCR1,
    _reserved55: [u8; 8usize],
    #[doc = "0x150 - Receive Next Pointer Register (pdc = 1)"]
    pub rnpr1: RNPR1,
    #[doc = "0x154 - Receive Next Counter Register (pdc = 1)"]
    pub rncr1: RNCR1,
    _reserved57: [u8; 8usize],
    #[doc = "0x160 - Transfer Control Register (pdc = 1)"]
    pub ptcr1: PTCR1,
    #[doc = "0x164 - Transfer Status Register (pdc = 1)"]
    pub ptsr1: PTSR1,
    _reserved59: [u8; 24usize],
    #[doc = "0x180 - Receive Pointer Register (pdc = 2)"]
    pub rpr2: RPR2,
    #[doc = "0x184 - Receive Counter Register (pdc = 2)"]
    pub rcr2: RCR2,
    _reserved61: [u8; 8usize],
    #[doc = "0x190 - Receive Next Pointer Register (pdc = 2)"]
    pub rnpr2: RNPR2,
    #[doc = "0x194 - Receive Next Counter Register (pdc = 2)"]
    pub rncr2: RNCR2,
    _reserved63: [u8; 8usize],
    #[doc = "0x1a0 - Transfer Control Register (pdc = 2)"]
    pub ptcr2: PTCR2,
    #[doc = "0x1a4 - Transfer Status Register (pdc = 2)"]
    pub ptsr2: PTSR2,
}
impl RegisterBlock {
    #[doc = "0x04 - Channel Mode Register (channel = 0)"]
    #[inline(always)]
    pub fn cmr0_wave_eq_1(&self) -> &CMR0_WAVE_EQ_1 {
        unsafe { &*(((self as *const Self) as *const u8).add(4usize) as *const CMR0_WAVE_EQ_1) }
    }
    #[doc = "0x04 - Channel Mode Register (channel = 0)"]
    #[inline(always)]
    pub fn cmr0_wave_eq_1_mut(&self) -> &mut CMR0_WAVE_EQ_1 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(4usize) as *mut CMR0_WAVE_EQ_1) }
    }
    #[doc = "0x04 - Channel Mode Register (channel = 0)"]
    #[inline(always)]
    pub fn cmr0(&self) -> &CMR0 {
        unsafe { &*(((self as *const Self) as *const u8).add(4usize) as *const CMR0) }
    }
    #[doc = "0x04 - Channel Mode Register (channel = 0)"]
    #[inline(always)]
    pub fn cmr0_mut(&self) -> &mut CMR0 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(4usize) as *mut CMR0) }
    }
    #[doc = "0x44 - Channel Mode Register (channel = 1)"]
    #[inline(always)]
    pub fn cmr1_wave_eq_1(&self) -> &CMR1_WAVE_EQ_1 {
        unsafe { &*(((self as *const Self) as *const u8).add(68usize) as *const CMR1_WAVE_EQ_1) }
    }
    #[doc = "0x44 - Channel Mode Register (channel = 1)"]
    #[inline(always)]
    pub fn cmr1_wave_eq_1_mut(&self) -> &mut CMR1_WAVE_EQ_1 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(68usize) as *mut CMR1_WAVE_EQ_1) }
    }
    #[doc = "0x44 - Channel Mode Register (channel = 1)"]
    #[inline(always)]
    pub fn cmr1(&self) -> &CMR1 {
        unsafe { &*(((self as *const Self) as *const u8).add(68usize) as *const CMR1) }
    }
    #[doc = "0x44 - Channel Mode Register (channel = 1)"]
    #[inline(always)]
    pub fn cmr1_mut(&self) -> &mut CMR1 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(68usize) as *mut CMR1) }
    }
    #[doc = "0x84 - Channel Mode Register (channel = 2)"]
    #[inline(always)]
    pub fn cmr2_wave_eq_1(&self) -> &CMR2_WAVE_EQ_1 {
        unsafe { &*(((self as *const Self) as *const u8).add(132usize) as *const CMR2_WAVE_EQ_1) }
    }
    #[doc = "0x84 - Channel Mode Register (channel = 2)"]
    #[inline(always)]
    pub fn cmr2_wave_eq_1_mut(&self) -> &mut CMR2_WAVE_EQ_1 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(132usize) as *mut CMR2_WAVE_EQ_1) }
    }
    #[doc = "0x84 - Channel Mode Register (channel = 2)"]
    #[inline(always)]
    pub fn cmr2(&self) -> &CMR2 {
        unsafe { &*(((self as *const Self) as *const u8).add(132usize) as *const CMR2) }
    }
    #[doc = "0x84 - Channel Mode Register (channel = 2)"]
    #[inline(always)]
    pub fn cmr2_mut(&self) -> &mut CMR2 {
        unsafe { &mut *(((self as *const Self) as *mut u8).add(132usize) as *mut CMR2) }
    }
}
#[doc = "Channel Control Register (channel = 0)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ccr0](ccr0) module"]
pub type CCR0 = crate::Reg<u32, _CCR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CCR0;
#[doc = "`write(|w| ..)` method takes [ccr0::W](ccr0::W) writer structure"]
impl crate::Writable for CCR0 {}
#[doc = "Channel Control Register (channel = 0)"]
pub mod ccr0;
#[doc = "Channel Mode Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr0](cmr0) module"]
pub type CMR0 = crate::Reg<u32, _CMR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR0;
#[doc = "`read()` method returns [cmr0::R](cmr0::R) reader structure"]
impl crate::Readable for CMR0 {}
#[doc = "`write(|w| ..)` method takes [cmr0::W](cmr0::W) writer structure"]
impl crate::Writable for CMR0 {}
#[doc = "Channel Mode Register (channel = 0)"]
pub mod cmr0;
#[doc = "Channel Mode Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr0_wave_eq_1](cmr0_wave_eq_1) module"]
pub type CMR0_WAVE_EQ_1 = crate::Reg<u32, _CMR0_WAVE_EQ_1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR0_WAVE_EQ_1;
#[doc = "`read()` method returns [cmr0_wave_eq_1::R](cmr0_wave_eq_1::R) reader structure"]
impl crate::Readable for CMR0_WAVE_EQ_1 {}
#[doc = "`write(|w| ..)` method takes [cmr0_wave_eq_1::W](cmr0_wave_eq_1::W) writer structure"]
impl crate::Writable for CMR0_WAVE_EQ_1 {}
#[doc = "Channel Mode Register (channel = 0)"]
pub mod cmr0_wave_eq_1;
#[doc = "Stepper Motor Mode Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [smmr0](smmr0) module"]
pub type SMMR0 = crate::Reg<u32, _SMMR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SMMR0;
#[doc = "`read()` method returns [smmr0::R](smmr0::R) reader structure"]
impl crate::Readable for SMMR0 {}
#[doc = "`write(|w| ..)` method takes [smmr0::W](smmr0::W) writer structure"]
impl crate::Writable for SMMR0 {}
#[doc = "Stepper Motor Mode Register (channel = 0)"]
pub mod smmr0;
#[doc = "Register AB (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rab0](rab0) module"]
pub type RAB0 = crate::Reg<u32, _RAB0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RAB0;
#[doc = "`read()` method returns [rab0::R](rab0::R) reader structure"]
impl crate::Readable for RAB0 {}
#[doc = "Register AB (channel = 0)"]
pub mod rab0;
#[doc = "Counter Value (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cv0](cv0) module"]
pub type CV0 = crate::Reg<u32, _CV0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CV0;
#[doc = "`read()` method returns [cv0::R](cv0::R) reader structure"]
impl crate::Readable for CV0 {}
#[doc = "Counter Value (channel = 0)"]
pub mod cv0;
#[doc = "Register A (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ra0](ra0) module"]
pub type RA0 = crate::Reg<u32, _RA0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RA0;
#[doc = "`read()` method returns [ra0::R](ra0::R) reader structure"]
impl crate::Readable for RA0 {}
#[doc = "`write(|w| ..)` method takes [ra0::W](ra0::W) writer structure"]
impl crate::Writable for RA0 {}
#[doc = "Register A (channel = 0)"]
pub mod ra0;
#[doc = "Register B (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rb0](rb0) module"]
pub type RB0 = crate::Reg<u32, _RB0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RB0;
#[doc = "`read()` method returns [rb0::R](rb0::R) reader structure"]
impl crate::Readable for RB0 {}
#[doc = "`write(|w| ..)` method takes [rb0::W](rb0::W) writer structure"]
impl crate::Writable for RB0 {}
#[doc = "Register B (channel = 0)"]
pub mod rb0;
#[doc = "Register C (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rc0](rc0) module"]
pub type RC0 = crate::Reg<u32, _RC0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RC0;
#[doc = "`read()` method returns [rc0::R](rc0::R) reader structure"]
impl crate::Readable for RC0 {}
#[doc = "`write(|w| ..)` method takes [rc0::W](rc0::W) writer structure"]
impl crate::Writable for RC0 {}
#[doc = "Register C (channel = 0)"]
pub mod rc0;
#[doc = "Status Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sr0](sr0) module"]
pub type SR0 = crate::Reg<u32, _SR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SR0;
#[doc = "`read()` method returns [sr0::R](sr0::R) reader structure"]
impl crate::Readable for SR0 {}
#[doc = "Status Register (channel = 0)"]
pub mod sr0;
#[doc = "Interrupt Enable Register (channel = 0)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ier0](ier0) module"]
pub type IER0 = crate::Reg<u32, _IER0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IER0;
#[doc = "`write(|w| ..)` method takes [ier0::W](ier0::W) writer structure"]
impl crate::Writable for IER0 {}
#[doc = "Interrupt Enable Register (channel = 0)"]
pub mod ier0;
#[doc = "Interrupt Disable Register (channel = 0)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idr0](idr0) module"]
pub type IDR0 = crate::Reg<u32, _IDR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IDR0;
#[doc = "`write(|w| ..)` method takes [idr0::W](idr0::W) writer structure"]
impl crate::Writable for IDR0 {}
#[doc = "Interrupt Disable Register (channel = 0)"]
pub mod idr0;
#[doc = "Interrupt Mask Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [imr0](imr0) module"]
pub type IMR0 = crate::Reg<u32, _IMR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IMR0;
#[doc = "`read()` method returns [imr0::R](imr0::R) reader structure"]
impl crate::Readable for IMR0 {}
#[doc = "Interrupt Mask Register (channel = 0)"]
pub mod imr0;
#[doc = "Extended Mode Register (channel = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [emr0](emr0) module"]
pub type EMR0 = crate::Reg<u32, _EMR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _EMR0;
#[doc = "`read()` method returns [emr0::R](emr0::R) reader structure"]
impl crate::Readable for EMR0 {}
#[doc = "`write(|w| ..)` method takes [emr0::W](emr0::W) writer structure"]
impl crate::Writable for EMR0 {}
#[doc = "Extended Mode Register (channel = 0)"]
pub mod emr0;
#[doc = "Channel Control Register (channel = 1)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ccr1](ccr1) module"]
pub type CCR1 = crate::Reg<u32, _CCR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CCR1;
#[doc = "`write(|w| ..)` method takes [ccr1::W](ccr1::W) writer structure"]
impl crate::Writable for CCR1 {}
#[doc = "Channel Control Register (channel = 1)"]
pub mod ccr1;
#[doc = "Channel Mode Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr1](cmr1) module"]
pub type CMR1 = crate::Reg<u32, _CMR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR1;
#[doc = "`read()` method returns [cmr1::R](cmr1::R) reader structure"]
impl crate::Readable for CMR1 {}
#[doc = "`write(|w| ..)` method takes [cmr1::W](cmr1::W) writer structure"]
impl crate::Writable for CMR1 {}
#[doc = "Channel Mode Register (channel = 1)"]
pub mod cmr1;
#[doc = "Channel Mode Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr1_wave_eq_1](cmr1_wave_eq_1) module"]
pub type CMR1_WAVE_EQ_1 = crate::Reg<u32, _CMR1_WAVE_EQ_1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR1_WAVE_EQ_1;
#[doc = "`read()` method returns [cmr1_wave_eq_1::R](cmr1_wave_eq_1::R) reader structure"]
impl crate::Readable for CMR1_WAVE_EQ_1 {}
#[doc = "`write(|w| ..)` method takes [cmr1_wave_eq_1::W](cmr1_wave_eq_1::W) writer structure"]
impl crate::Writable for CMR1_WAVE_EQ_1 {}
#[doc = "Channel Mode Register (channel = 1)"]
pub mod cmr1_wave_eq_1;
#[doc = "Stepper Motor Mode Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [smmr1](smmr1) module"]
pub type SMMR1 = crate::Reg<u32, _SMMR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SMMR1;
#[doc = "`read()` method returns [smmr1::R](smmr1::R) reader structure"]
impl crate::Readable for SMMR1 {}
#[doc = "`write(|w| ..)` method takes [smmr1::W](smmr1::W) writer structure"]
impl crate::Writable for SMMR1 {}
#[doc = "Stepper Motor Mode Register (channel = 1)"]
pub mod smmr1;
#[doc = "Register AB (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rab1](rab1) module"]
pub type RAB1 = crate::Reg<u32, _RAB1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RAB1;
#[doc = "`read()` method returns [rab1::R](rab1::R) reader structure"]
impl crate::Readable for RAB1 {}
#[doc = "Register AB (channel = 1)"]
pub mod rab1;
#[doc = "Counter Value (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cv1](cv1) module"]
pub type CV1 = crate::Reg<u32, _CV1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CV1;
#[doc = "`read()` method returns [cv1::R](cv1::R) reader structure"]
impl crate::Readable for CV1 {}
#[doc = "Counter Value (channel = 1)"]
pub mod cv1;
#[doc = "Register A (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ra1](ra1) module"]
pub type RA1 = crate::Reg<u32, _RA1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RA1;
#[doc = "`read()` method returns [ra1::R](ra1::R) reader structure"]
impl crate::Readable for RA1 {}
#[doc = "`write(|w| ..)` method takes [ra1::W](ra1::W) writer structure"]
impl crate::Writable for RA1 {}
#[doc = "Register A (channel = 1)"]
pub mod ra1;
#[doc = "Register B (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rb1](rb1) module"]
pub type RB1 = crate::Reg<u32, _RB1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RB1;
#[doc = "`read()` method returns [rb1::R](rb1::R) reader structure"]
impl crate::Readable for RB1 {}
#[doc = "`write(|w| ..)` method takes [rb1::W](rb1::W) writer structure"]
impl crate::Writable for RB1 {}
#[doc = "Register B (channel = 1)"]
pub mod rb1;
#[doc = "Register C (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rc1](rc1) module"]
pub type RC1 = crate::Reg<u32, _RC1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RC1;
#[doc = "`read()` method returns [rc1::R](rc1::R) reader structure"]
impl crate::Readable for RC1 {}
#[doc = "`write(|w| ..)` method takes [rc1::W](rc1::W) writer structure"]
impl crate::Writable for RC1 {}
#[doc = "Register C (channel = 1)"]
pub mod rc1;
#[doc = "Status Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sr1](sr1) module"]
pub type SR1 = crate::Reg<u32, _SR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SR1;
#[doc = "`read()` method returns [sr1::R](sr1::R) reader structure"]
impl crate::Readable for SR1 {}
#[doc = "Status Register (channel = 1)"]
pub mod sr1;
#[doc = "Interrupt Enable Register (channel = 1)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ier1](ier1) module"]
pub type IER1 = crate::Reg<u32, _IER1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IER1;
#[doc = "`write(|w| ..)` method takes [ier1::W](ier1::W) writer structure"]
impl crate::Writable for IER1 {}
#[doc = "Interrupt Enable Register (channel = 1)"]
pub mod ier1;
#[doc = "Interrupt Disable Register (channel = 1)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idr1](idr1) module"]
pub type IDR1 = crate::Reg<u32, _IDR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IDR1;
#[doc = "`write(|w| ..)` method takes [idr1::W](idr1::W) writer structure"]
impl crate::Writable for IDR1 {}
#[doc = "Interrupt Disable Register (channel = 1)"]
pub mod idr1;
#[doc = "Interrupt Mask Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [imr1](imr1) module"]
pub type IMR1 = crate::Reg<u32, _IMR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IMR1;
#[doc = "`read()` method returns [imr1::R](imr1::R) reader structure"]
impl crate::Readable for IMR1 {}
#[doc = "Interrupt Mask Register (channel = 1)"]
pub mod imr1;
#[doc = "Extended Mode Register (channel = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [emr1](emr1) module"]
pub type EMR1 = crate::Reg<u32, _EMR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _EMR1;
#[doc = "`read()` method returns [emr1::R](emr1::R) reader structure"]
impl crate::Readable for EMR1 {}
#[doc = "`write(|w| ..)` method takes [emr1::W](emr1::W) writer structure"]
impl crate::Writable for EMR1 {}
#[doc = "Extended Mode Register (channel = 1)"]
pub mod emr1;
#[doc = "Channel Control Register (channel = 2)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ccr2](ccr2) module"]
pub type CCR2 = crate::Reg<u32, _CCR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CCR2;
#[doc = "`write(|w| ..)` method takes [ccr2::W](ccr2::W) writer structure"]
impl crate::Writable for CCR2 {}
#[doc = "Channel Control Register (channel = 2)"]
pub mod ccr2;
#[doc = "Channel Mode Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr2](cmr2) module"]
pub type CMR2 = crate::Reg<u32, _CMR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR2;
#[doc = "`read()` method returns [cmr2::R](cmr2::R) reader structure"]
impl crate::Readable for CMR2 {}
#[doc = "`write(|w| ..)` method takes [cmr2::W](cmr2::W) writer structure"]
impl crate::Writable for CMR2 {}
#[doc = "Channel Mode Register (channel = 2)"]
pub mod cmr2;
#[doc = "Channel Mode Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmr2_wave_eq_1](cmr2_wave_eq_1) module"]
pub type CMR2_WAVE_EQ_1 = crate::Reg<u32, _CMR2_WAVE_EQ_1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMR2_WAVE_EQ_1;
#[doc = "`read()` method returns [cmr2_wave_eq_1::R](cmr2_wave_eq_1::R) reader structure"]
impl crate::Readable for CMR2_WAVE_EQ_1 {}
#[doc = "`write(|w| ..)` method takes [cmr2_wave_eq_1::W](cmr2_wave_eq_1::W) writer structure"]
impl crate::Writable for CMR2_WAVE_EQ_1 {}
#[doc = "Channel Mode Register (channel = 2)"]
pub mod cmr2_wave_eq_1;
#[doc = "Stepper Motor Mode Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [smmr2](smmr2) module"]
pub type SMMR2 = crate::Reg<u32, _SMMR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SMMR2;
#[doc = "`read()` method returns [smmr2::R](smmr2::R) reader structure"]
impl crate::Readable for SMMR2 {}
#[doc = "`write(|w| ..)` method takes [smmr2::W](smmr2::W) writer structure"]
impl crate::Writable for SMMR2 {}
#[doc = "Stepper Motor Mode Register (channel = 2)"]
pub mod smmr2;
#[doc = "Register AB (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rab2](rab2) module"]
pub type RAB2 = crate::Reg<u32, _RAB2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RAB2;
#[doc = "`read()` method returns [rab2::R](rab2::R) reader structure"]
impl crate::Readable for RAB2 {}
#[doc = "Register AB (channel = 2)"]
pub mod rab2;
#[doc = "Counter Value (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cv2](cv2) module"]
pub type CV2 = crate::Reg<u32, _CV2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CV2;
#[doc = "`read()` method returns [cv2::R](cv2::R) reader structure"]
impl crate::Readable for CV2 {}
#[doc = "Counter Value (channel = 2)"]
pub mod cv2;
#[doc = "Register A (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ra2](ra2) module"]
pub type RA2 = crate::Reg<u32, _RA2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RA2;
#[doc = "`read()` method returns [ra2::R](ra2::R) reader structure"]
impl crate::Readable for RA2 {}
#[doc = "`write(|w| ..)` method takes [ra2::W](ra2::W) writer structure"]
impl crate::Writable for RA2 {}
#[doc = "Register A (channel = 2)"]
pub mod ra2;
#[doc = "Register B (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rb2](rb2) module"]
pub type RB2 = crate::Reg<u32, _RB2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RB2;
#[doc = "`read()` method returns [rb2::R](rb2::R) reader structure"]
impl crate::Readable for RB2 {}
#[doc = "`write(|w| ..)` method takes [rb2::W](rb2::W) writer structure"]
impl crate::Writable for RB2 {}
#[doc = "Register B (channel = 2)"]
pub mod rb2;
#[doc = "Register C (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rc2](rc2) module"]
pub type RC2 = crate::Reg<u32, _RC2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RC2;
#[doc = "`read()` method returns [rc2::R](rc2::R) reader structure"]
impl crate::Readable for RC2 {}
#[doc = "`write(|w| ..)` method takes [rc2::W](rc2::W) writer structure"]
impl crate::Writable for RC2 {}
#[doc = "Register C (channel = 2)"]
pub mod rc2;
#[doc = "Status Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sr2](sr2) module"]
pub type SR2 = crate::Reg<u32, _SR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SR2;
#[doc = "`read()` method returns [sr2::R](sr2::R) reader structure"]
impl crate::Readable for SR2 {}
#[doc = "Status Register (channel = 2)"]
pub mod sr2;
#[doc = "Interrupt Enable Register (channel = 2)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ier2](ier2) module"]
pub type IER2 = crate::Reg<u32, _IER2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IER2;
#[doc = "`write(|w| ..)` method takes [ier2::W](ier2::W) writer structure"]
impl crate::Writable for IER2 {}
#[doc = "Interrupt Enable Register (channel = 2)"]
pub mod ier2;
#[doc = "Interrupt Disable Register (channel = 2)\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idr2](idr2) module"]
pub type IDR2 = crate::Reg<u32, _IDR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IDR2;
#[doc = "`write(|w| ..)` method takes [idr2::W](idr2::W) writer structure"]
impl crate::Writable for IDR2 {}
#[doc = "Interrupt Disable Register (channel = 2)"]
pub mod idr2;
#[doc = "Interrupt Mask Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [imr2](imr2) module"]
pub type IMR2 = crate::Reg<u32, _IMR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IMR2;
#[doc = "`read()` method returns [imr2::R](imr2::R) reader structure"]
impl crate::Readable for IMR2 {}
#[doc = "Interrupt Mask Register (channel = 2)"]
pub mod imr2;
#[doc = "Extended Mode Register (channel = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [emr2](emr2) module"]
pub type EMR2 = crate::Reg<u32, _EMR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _EMR2;
#[doc = "`read()` method returns [emr2::R](emr2::R) reader structure"]
impl crate::Readable for EMR2 {}
#[doc = "`write(|w| ..)` method takes [emr2::W](emr2::W) writer structure"]
impl crate::Writable for EMR2 {}
#[doc = "Extended Mode Register (channel = 2)"]
pub mod emr2;
#[doc = "Block Control Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [bcr](bcr) module"]
pub type BCR = crate::Reg<u32, _BCR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _BCR;
#[doc = "`write(|w| ..)` method takes [bcr::W](bcr::W) writer structure"]
impl crate::Writable for BCR {}
#[doc = "Block Control Register"]
pub mod bcr;
#[doc = "Block Mode Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [bmr](bmr) module"]
pub type BMR = crate::Reg<u32, _BMR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _BMR;
#[doc = "`read()` method returns [bmr::R](bmr::R) reader structure"]
impl crate::Readable for BMR {}
#[doc = "`write(|w| ..)` method takes [bmr::W](bmr::W) writer structure"]
impl crate::Writable for BMR {}
#[doc = "Block Mode Register"]
pub mod bmr;
#[doc = "QDEC Interrupt Enable Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [qier](qier) module"]
pub type QIER = crate::Reg<u32, _QIER>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _QIER;
#[doc = "`write(|w| ..)` method takes [qier::W](qier::W) writer structure"]
impl crate::Writable for QIER {}
#[doc = "QDEC Interrupt Enable Register"]
pub mod qier;
#[doc = "QDEC Interrupt Disable Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [qidr](qidr) module"]
pub type QIDR = crate::Reg<u32, _QIDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _QIDR;
#[doc = "`write(|w| ..)` method takes [qidr::W](qidr::W) writer structure"]
impl crate::Writable for QIDR {}
#[doc = "QDEC Interrupt Disable Register"]
pub mod qidr;
#[doc = "QDEC Interrupt Mask Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [qimr](qimr) module"]
pub type QIMR = crate::Reg<u32, _QIMR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _QIMR;
#[doc = "`read()` method returns [qimr::R](qimr::R) reader structure"]
impl crate::Readable for QIMR {}
#[doc = "QDEC Interrupt Mask Register"]
pub mod qimr;
#[doc = "QDEC Interrupt Status Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [qisr](qisr) module"]
pub type QISR = crate::Reg<u32, _QISR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _QISR;
#[doc = "`read()` method returns [qisr::R](qisr::R) reader structure"]
impl crate::Readable for QISR {}
#[doc = "QDEC Interrupt Status Register"]
pub mod qisr;
#[doc = "Fault Mode Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fmr](fmr) module"]
pub type FMR = crate::Reg<u32, _FMR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FMR;
#[doc = "`read()` method returns [fmr::R](fmr::R) reader structure"]
impl crate::Readable for FMR {}
#[doc = "`write(|w| ..)` method takes [fmr::W](fmr::W) writer structure"]
impl crate::Writable for FMR {}
#[doc = "Fault Mode Register"]
pub mod fmr;
#[doc = "Write Protection Mode Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [wpmr](wpmr) module"]
pub type WPMR = crate::Reg<u32, _WPMR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _WPMR;
#[doc = "`read()` method returns [wpmr::R](wpmr::R) reader structure"]
impl crate::Readable for WPMR {}
#[doc = "`write(|w| ..)` method takes [wpmr::W](wpmr::W) writer structure"]
impl crate::Writable for WPMR {}
#[doc = "Write Protection Mode Register"]
pub mod wpmr;
#[doc = "Receive Pointer Register (pdc = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rpr0](rpr0) module"]
pub type RPR0 = crate::Reg<u32, _RPR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RPR0;
#[doc = "`read()` method returns [rpr0::R](rpr0::R) reader structure"]
impl crate::Readable for RPR0 {}
#[doc = "`write(|w| ..)` method takes [rpr0::W](rpr0::W) writer structure"]
impl crate::Writable for RPR0 {}
#[doc = "Receive Pointer Register (pdc = 0)"]
pub mod rpr0;
#[doc = "Receive Counter Register (pdc = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcr0](rcr0) module"]
pub type RCR0 = crate::Reg<u32, _RCR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RCR0;
#[doc = "`read()` method returns [rcr0::R](rcr0::R) reader structure"]
impl crate::Readable for RCR0 {}
#[doc = "`write(|w| ..)` method takes [rcr0::W](rcr0::W) writer structure"]
impl crate::Writable for RCR0 {}
#[doc = "Receive Counter Register (pdc = 0)"]
pub mod rcr0;
#[doc = "Receive Next Pointer Register (pdc = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rnpr0](rnpr0) module"]
pub type RNPR0 = crate::Reg<u32, _RNPR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNPR0;
#[doc = "`read()` method returns [rnpr0::R](rnpr0::R) reader structure"]
impl crate::Readable for RNPR0 {}
#[doc = "`write(|w| ..)` method takes [rnpr0::W](rnpr0::W) writer structure"]
impl crate::Writable for RNPR0 {}
#[doc = "Receive Next Pointer Register (pdc = 0)"]
pub mod rnpr0;
#[doc = "Receive Next Counter Register (pdc = 0)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rncr0](rncr0) module"]
pub type RNCR0 = crate::Reg<u32, _RNCR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNCR0;
#[doc = "`read()` method returns [rncr0::R](rncr0::R) reader structure"]
impl crate::Readable for RNCR0 {}
#[doc = "`write(|w| ..)` method takes [rncr0::W](rncr0::W) writer structure"]
impl crate::Writable for RNCR0 {}
#[doc = "Receive Next Counter Register (pdc = 0)"]
pub mod rncr0;
#[doc = "Transfer Control Register (pdc = 0)\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptcr0](ptcr0) module"]
pub type PTCR0 = crate::Reg<u32, _PTCR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTCR0;
#[doc = "`write(|w| ..)` method takes [ptcr0::W](ptcr0::W) writer structure"]
impl crate::Writable for PTCR0 {}
#[doc = "Transfer Control Register (pdc = 0)"]
pub mod ptcr0;
#[doc = "Transfer Status Register (pdc = 0)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptsr0](ptsr0) module"]
pub type PTSR0 = crate::Reg<u32, _PTSR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTSR0;
#[doc = "`read()` method returns [ptsr0::R](ptsr0::R) reader structure"]
impl crate::Readable for PTSR0 {}
#[doc = "Transfer Status Register (pdc = 0)"]
pub mod ptsr0;
#[doc = "Receive Pointer Register (pdc = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rpr1](rpr1) module"]
pub type RPR1 = crate::Reg<u32, _RPR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RPR1;
#[doc = "`read()` method returns [rpr1::R](rpr1::R) reader structure"]
impl crate::Readable for RPR1 {}
#[doc = "`write(|w| ..)` method takes [rpr1::W](rpr1::W) writer structure"]
impl crate::Writable for RPR1 {}
#[doc = "Receive Pointer Register (pdc = 1)"]
pub mod rpr1;
#[doc = "Receive Counter Register (pdc = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcr1](rcr1) module"]
pub type RCR1 = crate::Reg<u32, _RCR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RCR1;
#[doc = "`read()` method returns [rcr1::R](rcr1::R) reader structure"]
impl crate::Readable for RCR1 {}
#[doc = "`write(|w| ..)` method takes [rcr1::W](rcr1::W) writer structure"]
impl crate::Writable for RCR1 {}
#[doc = "Receive Counter Register (pdc = 1)"]
pub mod rcr1;
#[doc = "Receive Next Pointer Register (pdc = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rnpr1](rnpr1) module"]
pub type RNPR1 = crate::Reg<u32, _RNPR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNPR1;
#[doc = "`read()` method returns [rnpr1::R](rnpr1::R) reader structure"]
impl crate::Readable for RNPR1 {}
#[doc = "`write(|w| ..)` method takes [rnpr1::W](rnpr1::W) writer structure"]
impl crate::Writable for RNPR1 {}
#[doc = "Receive Next Pointer Register (pdc = 1)"]
pub mod rnpr1;
#[doc = "Receive Next Counter Register (pdc = 1)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rncr1](rncr1) module"]
pub type RNCR1 = crate::Reg<u32, _RNCR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNCR1;
#[doc = "`read()` method returns [rncr1::R](rncr1::R) reader structure"]
impl crate::Readable for RNCR1 {}
#[doc = "`write(|w| ..)` method takes [rncr1::W](rncr1::W) writer structure"]
impl crate::Writable for RNCR1 {}
#[doc = "Receive Next Counter Register (pdc = 1)"]
pub mod rncr1;
#[doc = "Transfer Control Register (pdc = 1)\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptcr1](ptcr1) module"]
pub type PTCR1 = crate::Reg<u32, _PTCR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTCR1;
#[doc = "`write(|w| ..)` method takes [ptcr1::W](ptcr1::W) writer structure"]
impl crate::Writable for PTCR1 {}
#[doc = "Transfer Control Register (pdc = 1)"]
pub mod ptcr1;
#[doc = "Transfer Status Register (pdc = 1)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptsr1](ptsr1) module"]
pub type PTSR1 = crate::Reg<u32, _PTSR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTSR1;
#[doc = "`read()` method returns [ptsr1::R](ptsr1::R) reader structure"]
impl crate::Readable for PTSR1 {}
#[doc = "Transfer Status Register (pdc = 1)"]
pub mod ptsr1;
#[doc = "Receive Pointer Register (pdc = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rpr2](rpr2) module"]
pub type RPR2 = crate::Reg<u32, _RPR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RPR2;
#[doc = "`read()` method returns [rpr2::R](rpr2::R) reader structure"]
impl crate::Readable for RPR2 {}
#[doc = "`write(|w| ..)` method takes [rpr2::W](rpr2::W) writer structure"]
impl crate::Writable for RPR2 {}
#[doc = "Receive Pointer Register (pdc = 2)"]
pub mod rpr2;
#[doc = "Receive Counter Register (pdc = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rcr2](rcr2) module"]
pub type RCR2 = crate::Reg<u32, _RCR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RCR2;
#[doc = "`read()` method returns [rcr2::R](rcr2::R) reader structure"]
impl crate::Readable for RCR2 {}
#[doc = "`write(|w| ..)` method takes [rcr2::W](rcr2::W) writer structure"]
impl crate::Writable for RCR2 {}
#[doc = "Receive Counter Register (pdc = 2)"]
pub mod rcr2;
#[doc = "Receive Next Pointer Register (pdc = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rnpr2](rnpr2) module"]
pub type RNPR2 = crate::Reg<u32, _RNPR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNPR2;
#[doc = "`read()` method returns [rnpr2::R](rnpr2::R) reader structure"]
impl crate::Readable for RNPR2 {}
#[doc = "`write(|w| ..)` method takes [rnpr2::W](rnpr2::W) writer structure"]
impl crate::Writable for RNPR2 {}
#[doc = "Receive Next Pointer Register (pdc = 2)"]
pub mod rnpr2;
#[doc = "Receive Next Counter Register (pdc = 2)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rncr2](rncr2) module"]
pub type RNCR2 = crate::Reg<u32, _RNCR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RNCR2;
#[doc = "`read()` method returns [rncr2::R](rncr2::R) reader structure"]
impl crate::Readable for RNCR2 {}
#[doc = "`write(|w| ..)` method takes [rncr2::W](rncr2::W) writer structure"]
impl crate::Writable for RNCR2 {}
#[doc = "Receive Next Counter Register (pdc = 2)"]
pub mod rncr2;
#[doc = "Transfer Control Register (pdc = 2)\n\nThis register you can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptcr2](ptcr2) module"]
pub type PTCR2 = crate::Reg<u32, _PTCR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTCR2;
#[doc = "`write(|w| ..)` method takes [ptcr2::W](ptcr2::W) writer structure"]
impl crate::Writable for PTCR2 {}
#[doc = "Transfer Control Register (pdc = 2)"]
pub mod ptcr2;
#[doc = "Transfer Status Register (pdc = 2)\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ptsr2](ptsr2) module"]
pub type PTSR2 = crate::Reg<u32, _PTSR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PTSR2;
#[doc = "`read()` method returns [ptsr2::R](ptsr2::R) reader structure"]
impl crate::Readable for PTSR2 {}
#[doc = "Transfer Status Register (pdc = 2)"]
pub mod ptsr2;