1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
#[doc = "Reader of register MODE"]
pub type R = crate::R<u32, super::MODE>;
#[doc = "Writer for register MODE"]
pub type W = crate::W<u32, super::MODE>;
#[doc = "Register MODE `reset()`'s with value 0x04"]
impl crate::ResetValue for super::MODE {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0x04
    }
}
#[doc = "FTM Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum FTMEN_A {
    #[doc = "0: Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."]
    _0 = 0,
    #[doc = "1: All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."]
    _1 = 1,
}
impl From<FTMEN_A> for bool {
    #[inline(always)]
    fn from(variant: FTMEN_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `FTMEN`"]
pub type FTMEN_R = crate::R<bool, FTMEN_A>;
impl FTMEN_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> FTMEN_A {
        match self.bits {
            false => FTMEN_A::_0,
            true => FTMEN_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == FTMEN_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == FTMEN_A::_1
    }
}
#[doc = "Write proxy for field `FTMEN`"]
pub struct FTMEN_W<'a> {
    w: &'a mut W,
}
impl<'a> FTMEN_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: FTMEN_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(FTMEN_A::_0)
    }
    #[doc = "All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(FTMEN_A::_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
#[doc = "Reader of field `INIT`"]
pub type INIT_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `INIT`"]
pub struct INIT_W<'a> {
    w: &'a mut W,
}
impl<'a> INIT_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
#[doc = "Write Protection Disable\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum WPDIS_A {
    #[doc = "0: Write protection is enabled."]
    _0 = 0,
    #[doc = "1: Write protection is disabled."]
    _1 = 1,
}
impl From<WPDIS_A> for bool {
    #[inline(always)]
    fn from(variant: WPDIS_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `WPDIS`"]
pub type WPDIS_R = crate::R<bool, WPDIS_A>;
impl WPDIS_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> WPDIS_A {
        match self.bits {
            false => WPDIS_A::_0,
            true => WPDIS_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == WPDIS_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == WPDIS_A::_1
    }
}
#[doc = "Write proxy for field `WPDIS`"]
pub struct WPDIS_W<'a> {
    w: &'a mut W,
}
impl<'a> WPDIS_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: WPDIS_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "Write protection is enabled."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(WPDIS_A::_0)
    }
    #[doc = "Write protection is disabled."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(WPDIS_A::_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "PWM Synchronization Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum PWMSYNC_A {
    #[doc = "0: No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."]
    _0 = 0,
    #[doc = "1: Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."]
    _1 = 1,
}
impl From<PWMSYNC_A> for bool {
    #[inline(always)]
    fn from(variant: PWMSYNC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `PWMSYNC`"]
pub type PWMSYNC_R = crate::R<bool, PWMSYNC_A>;
impl PWMSYNC_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> PWMSYNC_A {
        match self.bits {
            false => PWMSYNC_A::_0,
            true => PWMSYNC_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == PWMSYNC_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == PWMSYNC_A::_1
    }
}
#[doc = "Write proxy for field `PWMSYNC`"]
pub struct PWMSYNC_W<'a> {
    w: &'a mut W,
}
impl<'a> PWMSYNC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: PWMSYNC_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(PWMSYNC_A::_0)
    }
    #[doc = "Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(PWMSYNC_A::_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
#[doc = "Capture Test Mode Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CAPTEST_A {
    #[doc = "0: Capture test mode is disabled."]
    _0 = 0,
    #[doc = "1: Capture test mode is enabled."]
    _1 = 1,
}
impl From<CAPTEST_A> for bool {
    #[inline(always)]
    fn from(variant: CAPTEST_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `CAPTEST`"]
pub type CAPTEST_R = crate::R<bool, CAPTEST_A>;
impl CAPTEST_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> CAPTEST_A {
        match self.bits {
            false => CAPTEST_A::_0,
            true => CAPTEST_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == CAPTEST_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == CAPTEST_A::_1
    }
}
#[doc = "Write proxy for field `CAPTEST`"]
pub struct CAPTEST_W<'a> {
    w: &'a mut W,
}
impl<'a> CAPTEST_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CAPTEST_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "Capture test mode is disabled."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(CAPTEST_A::_0)
    }
    #[doc = "Capture test mode is enabled."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(CAPTEST_A::_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4);
        self.w
    }
}
#[doc = "Fault Control Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum FAULTM_A {
    #[doc = "0: Fault control is disabled for all channels."]
    _00 = 0,
    #[doc = "1: Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."]
    _01 = 1,
    #[doc = "2: Fault control is enabled for all channels, and the selected mode is the manual fault clearing."]
    _10 = 2,
    #[doc = "3: Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."]
    _11 = 3,
}
impl From<FAULTM_A> for u8 {
    #[inline(always)]
    fn from(variant: FAULTM_A) -> Self {
        variant as _
    }
}
#[doc = "Reader of field `FAULTM`"]
pub type FAULTM_R = crate::R<u8, FAULTM_A>;
impl FAULTM_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> FAULTM_A {
        match self.bits {
            0 => FAULTM_A::_00,
            1 => FAULTM_A::_01,
            2 => FAULTM_A::_10,
            3 => FAULTM_A::_11,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `_00`"]
    #[inline(always)]
    pub fn is_00(&self) -> bool {
        *self == FAULTM_A::_00
    }
    #[doc = "Checks if the value of the field is `_01`"]
    #[inline(always)]
    pub fn is_01(&self) -> bool {
        *self == FAULTM_A::_01
    }
    #[doc = "Checks if the value of the field is `_10`"]
    #[inline(always)]
    pub fn is_10(&self) -> bool {
        *self == FAULTM_A::_10
    }
    #[doc = "Checks if the value of the field is `_11`"]
    #[inline(always)]
    pub fn is_11(&self) -> bool {
        *self == FAULTM_A::_11
    }
}
#[doc = "Write proxy for field `FAULTM`"]
pub struct FAULTM_W<'a> {
    w: &'a mut W,
}
impl<'a> FAULTM_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: FAULTM_A) -> &'a mut W {
        {
            self.bits(variant.into())
        }
    }
    #[doc = "Fault control is disabled for all channels."]
    #[inline(always)]
    pub fn _00(self) -> &'a mut W {
        self.variant(FAULTM_A::_00)
    }
    #[doc = "Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."]
    #[inline(always)]
    pub fn _01(self) -> &'a mut W {
        self.variant(FAULTM_A::_01)
    }
    #[doc = "Fault control is enabled for all channels, and the selected mode is the manual fault clearing."]
    #[inline(always)]
    pub fn _10(self) -> &'a mut W {
        self.variant(FAULTM_A::_10)
    }
    #[doc = "Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."]
    #[inline(always)]
    pub fn _11(self) -> &'a mut W {
        self.variant(FAULTM_A::_11)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 5)) | (((value as u32) & 0x03) << 5);
        self.w
    }
}
#[doc = "Fault Interrupt Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum FAULTIE_A {
    #[doc = "0: Fault control interrupt is disabled."]
    _0 = 0,
    #[doc = "1: Fault control interrupt is enabled."]
    _1 = 1,
}
impl From<FAULTIE_A> for bool {
    #[inline(always)]
    fn from(variant: FAULTIE_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `FAULTIE`"]
pub type FAULTIE_R = crate::R<bool, FAULTIE_A>;
impl FAULTIE_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> FAULTIE_A {
        match self.bits {
            false => FAULTIE_A::_0,
            true => FAULTIE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == FAULTIE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == FAULTIE_A::_1
    }
}
#[doc = "Write proxy for field `FAULTIE`"]
pub struct FAULTIE_W<'a> {
    w: &'a mut W,
}
impl<'a> FAULTIE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: FAULTIE_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    #[doc = "Fault control interrupt is disabled."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(FAULTIE_A::_0)
    }
    #[doc = "Fault control interrupt is enabled."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(FAULTIE_A::_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7);
        self.w
    }
}
impl R {
    #[doc = "Bit 0 - FTM Enable"]
    #[inline(always)]
    pub fn ftmen(&self) -> FTMEN_R {
        FTMEN_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 1 - Initialize The Channels Output"]
    #[inline(always)]
    pub fn init(&self) -> INIT_R {
        INIT_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 2 - Write Protection Disable"]
    #[inline(always)]
    pub fn wpdis(&self) -> WPDIS_R {
        WPDIS_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 3 - PWM Synchronization Mode"]
    #[inline(always)]
    pub fn pwmsync(&self) -> PWMSYNC_R {
        PWMSYNC_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    #[doc = "Bit 4 - Capture Test Mode Enable"]
    #[inline(always)]
    pub fn captest(&self) -> CAPTEST_R {
        CAPTEST_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    #[doc = "Bits 5:6 - Fault Control Mode"]
    #[inline(always)]
    pub fn faultm(&self) -> FAULTM_R {
        FAULTM_R::new(((self.bits >> 5) & 0x03) as u8)
    }
    #[doc = "Bit 7 - Fault Interrupt Enable"]
    #[inline(always)]
    pub fn faultie(&self) -> FAULTIE_R {
        FAULTIE_R::new(((self.bits >> 7) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - FTM Enable"]
    #[inline(always)]
    pub fn ftmen(&mut self) -> FTMEN_W {
        FTMEN_W { w: self }
    }
    #[doc = "Bit 1 - Initialize The Channels Output"]
    #[inline(always)]
    pub fn init(&mut self) -> INIT_W {
        INIT_W { w: self }
    }
    #[doc = "Bit 2 - Write Protection Disable"]
    #[inline(always)]
    pub fn wpdis(&mut self) -> WPDIS_W {
        WPDIS_W { w: self }
    }
    #[doc = "Bit 3 - PWM Synchronization Mode"]
    #[inline(always)]
    pub fn pwmsync(&mut self) -> PWMSYNC_W {
        PWMSYNC_W { w: self }
    }
    #[doc = "Bit 4 - Capture Test Mode Enable"]
    #[inline(always)]
    pub fn captest(&mut self) -> CAPTEST_W {
        CAPTEST_W { w: self }
    }
    #[doc = "Bits 5:6 - Fault Control Mode"]
    #[inline(always)]
    pub fn faultm(&mut self) -> FAULTM_W {
        FAULTM_W { w: self }
    }
    #[doc = "Bit 7 - Fault Interrupt Enable"]
    #[inline(always)]
    pub fn faultie(&mut self) -> FAULTIE_W {
        FAULTIE_W { w: self }
    }
}