1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
#![no_std]
#![feature(asm)]
#![feature(asm_experimental_arch)]
#![feature(global_asm)]
#![feature(naked_functions)]
#![allow(named_asm_labels)]
use core::arch::asm;
pub use proc_macros::entry;
pub use proc_macros::exception;
pub use proc_macros::interrupt;
pub use proc_macros::pre_init;
use r0;
pub use r0::init_data;
pub use r0::zero_bss;
use xtensa_lx_rt_proc_macros as proc_macros;
pub mod exception;
#[doc(hidden)]
#[no_mangle]
pub unsafe extern "C" fn DefaultPreInit() {}
#[doc(hidden)]
#[no_mangle]
pub unsafe extern "C" fn Reset() -> ! {
extern "C" {
static mut _bss_start: u32;
static mut _bss_end: u32;
static mut _data_start: u32;
static mut _data_end: u32;
static _sidata: u32;
static mut _init_start: u32;
}
extern "Rust" {
fn main() -> !;
fn __pre_init();
fn __zero_bss() -> bool;
fn __init_data() -> bool;
}
__pre_init();
if __zero_bss() {
r0::zero_bss(&mut _bss_start, &mut _bss_end);
}
if __init_data() {
r0::init_data(&mut _data_start, &mut _data_end, &_sidata);
}
reset_internal_timers();
set_vecbase(&_init_start as *const u32);
main();
}
#[doc(hidden)]
#[inline]
unsafe fn reset_internal_timers() {
#[cfg(feature = "esp32")]
asm!("
wsr.ccompare0 {0}
wsr.ccompare1 {0}
wsr.ccompare2 {0}
isync
", out(reg) _, options(nostack));
#[cfg(feature = "lx106")]
asm!("
wsr.ccompare0 {0}
isync
", out(reg) _, options(nostack));
}
#[doc(hidden)]
#[inline]
unsafe fn set_vecbase(base: *const u32) {
asm!("wsr.vecbase {0}", in(reg) base, options(nostack));
}
#[doc(hidden)]
#[no_mangle]
#[rustfmt::skip]
pub extern "Rust" fn default_mem_hook() -> bool {
true
}