1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

#[doc = "Register `MII_PDI_ACS_STATE` reader"]
pub type R = crate::R<MiiPdiAcsStateSpec>;
#[doc = "Register `MII_PDI_ACS_STATE` writer"]
pub type W = crate::W<MiiPdiAcsStateSpec>;
#[doc = "Access to MII management\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum AcsMiiByPdi {
    #[doc = "0: ECAT has access to MII managment"]
    Value1 = 0,
    #[doc = "1: PDI has access to MII managment"]
    Value2 = 1,
}
impl From<AcsMiiByPdi> for bool {
    #[inline(always)]
    fn from(variant: AcsMiiByPdi) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ACS_MII_BY_PDI` reader - Access to MII management"]
pub type AcsMiiByPdiR = crate::BitReader<AcsMiiByPdi>;
impl AcsMiiByPdiR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> AcsMiiByPdi {
        match self.bits {
            false => AcsMiiByPdi::Value1,
            true => AcsMiiByPdi::Value2,
        }
    }
    #[doc = "ECAT has access to MII managment"]
    #[inline(always)]
    pub fn is_value1(&self) -> bool {
        *self == AcsMiiByPdi::Value1
    }
    #[doc = "PDI has access to MII managment"]
    #[inline(always)]
    pub fn is_value2(&self) -> bool {
        *self == AcsMiiByPdi::Value2
    }
}
#[doc = "Field `ACS_MII_BY_PDI` writer - Access to MII management"]
pub type AcsMiiByPdiW<'a, REG> = crate::BitWriter<'a, REG, AcsMiiByPdi>;
impl<'a, REG> AcsMiiByPdiW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "ECAT has access to MII managment"]
    #[inline(always)]
    pub fn value1(self) -> &'a mut crate::W<REG> {
        self.variant(AcsMiiByPdi::Value1)
    }
    #[doc = "PDI has access to MII managment"]
    #[inline(always)]
    pub fn value2(self) -> &'a mut crate::W<REG> {
        self.variant(AcsMiiByPdi::Value2)
    }
}
#[doc = "Force PDI Access State by ECAT master\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ForcePdiAcsS {
    #[doc = "0: no change"]
    Value1 = 0,
    #[doc = "1: Reset Bit ACS_MII_BY_PDI"]
    Value2 = 1,
}
impl From<ForcePdiAcsS> for bool {
    #[inline(always)]
    fn from(variant: ForcePdiAcsS) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `FORCE_PDI_ACS_S` reader - Force PDI Access State by ECAT master"]
pub type ForcePdiAcsSR = crate::BitReader<ForcePdiAcsS>;
impl ForcePdiAcsSR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> ForcePdiAcsS {
        match self.bits {
            false => ForcePdiAcsS::Value1,
            true => ForcePdiAcsS::Value2,
        }
    }
    #[doc = "no change"]
    #[inline(always)]
    pub fn is_value1(&self) -> bool {
        *self == ForcePdiAcsS::Value1
    }
    #[doc = "Reset Bit ACS_MII_BY_PDI"]
    #[inline(always)]
    pub fn is_value2(&self) -> bool {
        *self == ForcePdiAcsS::Value2
    }
}
impl R {
    #[doc = "Bit 0 - Access to MII management"]
    #[inline(always)]
    pub fn acs_mii_by_pdi(&self) -> AcsMiiByPdiR {
        AcsMiiByPdiR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Force PDI Access State by ECAT master"]
    #[inline(always)]
    pub fn force_pdi_acs_s(&self) -> ForcePdiAcsSR {
        ForcePdiAcsSR::new(((self.bits >> 1) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Access to MII management"]
    #[inline(always)]
    #[must_use]
    pub fn acs_mii_by_pdi(&mut self) -> AcsMiiByPdiW<MiiPdiAcsStateSpec> {
        AcsMiiByPdiW::new(self, 0)
    }
}
#[doc = "MII PDI ACS STATE\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mii_pdi_acs_state::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mii_pdi_acs_state::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MiiPdiAcsStateSpec;
impl crate::RegisterSpec for MiiPdiAcsStateSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`mii_pdi_acs_state::R`](R) reader structure"]
impl crate::Readable for MiiPdiAcsStateSpec {}
#[doc = "`write(|w| ..)` method takes [`mii_pdi_acs_state::W`](W) writer structure"]
impl crate::Writable for MiiPdiAcsStateSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
}
#[doc = "`reset()` method sets MII_PDI_ACS_STATE to value 0"]
impl crate::Resettable for MiiPdiAcsStateSpec {
    const RESET_VALUE: u8 = 0;
}