Functions to read and write control registers.
Various control flags modifying the basic operation of the CPU.
Configuration flags of the Cr0 register.
Contains the Page Fault Linear Address (PFLA).
Contains the physical address of the level 4 page table.
Controls cache settings for the level 4 page table.