Constant x86::apic::xapic::XAPIC_ICR1[][src]

pub const XAPIC_ICR1: u32 = 0x310;

Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits