1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125
#[doc = "Reader of register TRGMUX_LPSPI1"] pub type R = crate::R<u32, super::TRGMUX_LPSPI1>; #[doc = "Writer for register TRGMUX_LPSPI1"] pub type W = crate::W<u32, super::TRGMUX_LPSPI1>; #[doc = "Register TRGMUX_LPSPI1 `reset()`'s with value 0"] impl crate::ResetValue for super::TRGMUX_LPSPI1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SEL0`"] pub type SEL0_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SEL0`"] pub struct SEL0_W<'a> { w: &'a mut W, } impl<'a> SEL0_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x3f) | ((value as u32) & 0x3f); self.w } } #[doc = "TRGMUX register lock.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum LK_A { #[doc = "0: Register can be written."] _0 = 0, #[doc = "1: Register cannot be written until the next system Reset."] _1 = 1, } impl From<LK_A> for bool { #[inline(always)] fn from(variant: LK_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `LK`"] pub type LK_R = crate::R<bool, LK_A>; impl LK_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> LK_A { match self.bits { false => LK_A::_0, true => LK_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == LK_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == LK_A::_1 } } #[doc = "Write proxy for field `LK`"] pub struct LK_W<'a> { w: &'a mut W, } impl<'a> LK_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: LK_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Register can be written."] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(LK_A::_0) } #[doc = "Register cannot be written until the next system Reset."] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(LK_A::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bits 0:5 - Trigger MUX Input 0 Source Select"] #[inline(always)] pub fn sel0(&self) -> SEL0_R { SEL0_R::new((self.bits & 0x3f) as u8) } #[doc = "Bit 31 - TRGMUX register lock."] #[inline(always)] pub fn lk(&self) -> LK_R { LK_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bits 0:5 - Trigger MUX Input 0 Source Select"] #[inline(always)] pub fn sel0(&mut self) -> SEL0_W { SEL0_W { w: self } } #[doc = "Bit 31 - TRGMUX register lock."] #[inline(always)] pub fn lk(&mut self) -> LK_W { LK_W { w: self } } }