verilog::verilog_parser
pub fn __action230<'input>( input: &'input str, __0: (usize, Option<(Ident, Expr)>, usize)) -> Vec<(Ident, Expr)>